{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,27]],"date-time":"2026-10-27T19:37:47Z","timestamp":1793129867376,"version":"4.5.0"},"reference-count":88,"publisher":"Association for Computing Machinery (ACM)","issue":"9","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["Proc. VLDB Endow."],"published-print":{"date-parts":[[2025,5]]},"abstract":"<jats:p>The Compute Express Link (CXL) standard enables new forms of memory management and access across devices and servers. Based on PCIe, it enables cache-coherent access to remote memory. This widens the design space for database systems by expanding the available memory beyond memory local to the CPU. Efficiently utilizing CXL-attached memory requires conscious decisions by data systems about data placement and management. In this paper, we provide an in-depth analysis of database operation performance with data interleaved across multiple CXL memory devices. We experimentally evaluate the memory access performance for basic access patterns, the performance impact of placing data across multiple CXL memory devices for in-memory column scans and in-memory B+tree operations, and the performance impact of placing data in CXL memory for an in-memory database system when running the analytical TPC-H workload. Our experiments show that access to CXL-attached memory does not have to penalize performance over local access, but careful workload-aware data management is required. Our TPC-H evaluation shows that placing table columns based on access frequencies allows storing over 80% of the table data in CXL memory with a performance of 85% of a local-memory-only solution.<\/jats:p>","DOI":"10.14778\/3746405.3746432","type":"journal-article","created":{"date-parts":[[2025,9,3]],"date-time":"2025-09-03T17:06:20Z","timestamp":1756919180000},"page":"3119-3133","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["CXL Memory Performance for In-Memory Data Processing"],"prefix":"10.14778","volume":"18","author":[{"given":"Marcel","family":"Weisgut","sequence":"first","affiliation":[{"name":"Hasso Plattner Institute, University of Potsdam, Potsdam, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daniel","family":"Ritter","sequence":"additional","affiliation":[{"name":"SAP, Walldorf, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pinar","family":"T\u00f6z\u00fcn","sequence":"additional","affiliation":[{"name":"IT University of Copenhagen, Copenhagen, Denmark"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lawrence","family":"Benson","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Munich, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tilmann","family":"Rabl","sequence":"additional","affiliation":[{"name":"Hasso Plattner Institute, University of Potsdam, Potsdam, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2025,9,3]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Advanced Micro Devices Inc. 2023. AMD CDNA 3 Architecture. https:\/\/www.amd.com\/content\/dam\/amd\/en\/documents\/instinct-tech-docs\/white-papers\/amd-cdna-3-white-paper.pdf Last access: 2025-06-13."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3533737.3535090"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.14778\/3685800.3685809"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3533702.3534917"},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of the Conference Datenbanksysteme in Business, Technologie und Web Technik (BTW). 265\u2013276","author":"Baumstark Alexander","year":"2025","unstructured":"Alexander Baumstark, Marcus Paradies, and Kai-Uwe Sattler. 2025. Lightweight Memory Access Monitoring for Dynamic Data Placement in Tiered Memory Systems. In Proceedings of the Conference Datenbanksysteme in Business, Technologie und Web Technik (BTW). 265\u2013276."},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the International Workshop on Accelerating Analytics and Data Management Systems Using Modern Processor and Storage Architectures (ADMS).","author":"Benson Lawrence","year":"2023","unstructured":"Lawrence Benson, Richard Ebeling, and Tilmann Rabl. 2023. Evaluating SIMD Compiler-Intrinsics for Database Systems. In Proceedings of the International Workshop on Accelerating Analytics and Data Management Systems Using Modern Processor and Storage Architectures (ADMS)."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.14778\/3551793.3551807"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2023.3241586"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.14778\/3503585.3503588"},{"key":"e_1_2_1_10_1","volume-title":"Proceedings of the Conference Datenbanksysteme in Business, Technologie und Web Technik (BTW). 779\u2013786","author":"Boissier Martin","year":"2025","unstructured":"Martin Boissier, Marcel Weisgut, and Tilmann Rabl. 2025. Compression in Main Memory Database Systems: Cost and Performance Trade-Offs of Workload-Driven Data Encoding. In Proceedings of the Conference Datenbanksysteme in Business, Technologie und Web Technik (BTW). 779\u2013786."},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of the TPC Technology Conference (TPCTC). 103\u2013119","author":"Boncz Peter A.","year":"2017","unstructured":"Peter A. Boncz, Angelos-Christos G. Anadiotis, and Steffen Kl\u00e4be. 2017. JCC-H: Adding Join Crossing Correlations with Skew to TPC-H. In Proceedings of the TPC Technology Conference (TPCTC). 103\u2013119."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3448016.3457560"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC41406.2024.00101"},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the Conference on Innovative Data Systems Research (CIDR).","author":"Chronis Yannis","year":"2025","unstructured":"Yannis Chronis, Anastasia Ailamaki, Lawrence Benson, Helena Caminal, Jana Gi\u010deva, Dave Patterson, Eric Sedlar, and Lisa Wu Wills. 2025. Databases in the Era of Memory-Centric Computing. In Proceedings of the Conference on Innovative Data Systems Research (CIDR)."},{"key":"e_1_2_1_15_1","unstructured":"CCIX Consortium. 2019. An Introduction to CCIX - White Paper. https:\/\/www.ccixconsortium.com\/wp-content\/uploads\/2019\/11\/CCIX-White-Paper-Rev111219.pdf. Last access: 2025-06-13."},{"key":"e_1_2_1_16_1","unstructured":"CXL Consortium. 2023. Compute Express Link Specification - Revision 3.1."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"e_1_2_1_18_1","unstructured":"NVIDIA Corporation. 2024. NVIDIA GH200 Grace Hopper Superchip Architecture. Whitepaper. Version V1.21."},{"key":"e_1_2_1_19_1","unstructured":"Markus Dreseler. 2022. Automatic Tiering for In-Memory Database Systems. Doctoral Thesis. University of Potsdam."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.14778\/3389133.3389138"},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the International Conference on Extending Database Technology (EDBT). 313\u2013324","author":"Dreseler Markus","year":"2019","unstructured":"Markus Dreseler, Jan Kossmann, Martin Boissier, Stefan Klauck, Matthias Uflacker, and Hasso Plattner. 2019. Hyrise Re-engineered: An Extensible Database System for Research in Relational In-Memory Data Management. In Proceedings of the International Conference on Extending Database Technology (EDBT). 313\u2013324."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.14778\/3611479.3611486"},{"key":"e_1_2_1_23_1","unstructured":"Mohamad El-Batal and Hongjian Fan. 2024. Seagate Composable Memory Appliance (Presentation at Open Compute Project). https:\/\/www.youtube.com\/watch?v=RjKP1mg7bu8&t=1660s Last access: 2025-06-13."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3624062.3624175"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3609308.3625271"},{"key":"e_1_2_1_26_1","volume-title":"Proceedings of the USENIX Annual Technical Conference (USENIX ATC). 287\u2013294","author":"Gouk Donghyun","year":"2022","unstructured":"Donghyun Gouk, Sangwon Lee, Miryeong Kwon, and Myoungsoo Jung. 2022. Direct Access, High-Performance Memory Disaggregation with DirectCXL. In Proceedings of the USENIX Annual Technical Conference (USENIX ATC). 287\u2013294."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.14778\/2735461.2735465"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE60146.2024.00447"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3639286"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3008227"},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of the International Workshop on Accelerating Analytics and Data Management Systems Using Modern Processor and Storage Architectures (ADMS).","author":"Huang Wentao","year":"2024","unstructured":"Wentao Huang, Mo Sha, Mian Lu, Yuqiang Chen, Bingsheng He, and Kian-Lee Tan. 2024. Bandwidth Expansion via CXL: A Pathway to Accelerating In-Memory Analytical Processing. In Proceedings of the International Workshop on Accelerating Analytics and Data Management Systems Using Modern Processor and Storage Architectures (ADMS)."},{"key":"e_1_2_1_32_1","volume-title":"Proceedings of the Conference on Innovative Data Systems Research (CIDR).","author":"Huang Yibo","year":"2025","unstructured":"Yibo Huang, Newton Ni, Vijay Chidambaram, Emmett Witchel, and Dixin Tang. 2025. Pasha: An Efficient, Scalable Database Architecture for CXL Pods. Proceedings of the Conference on Innovative Data Systems Research (CIDR)."},{"key":"e_1_2_1_33_1","volume-title":"Proceedings of the Conference Datenbanksysteme in Business, Technologie und Web Technik (BTW). 47\u201370","author":"Hurdelhey Ben","year":"2023","unstructured":"Ben Hurdelhey, Marcel Weisgut, and Martin Boissier. 2023. Workload-Driven Data Placement for Tierless In-Memory Database Systems. In Proceedings of the Conference Datenbanksysteme in Business, Technologie und Web Technik (BTW). 47\u201370."},{"key":"e_1_2_1_34_1","unstructured":"Intel Corporation. 2022. Technical Overview Of The 4th Gen Intel Xeon Scalable processor family. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/fourth-generation-xeon-scalable-family-overview.html Last access: 2025-06-13."},{"key":"e_1_2_1_35_1","unstructured":"Intel Corporation. 2023. Product Brief: 5th Gen Intel\u00ae Xeon\u00ae Scalable Processors for Edge - Accelerate Demanding and Evolving Edge Workloads with Built-in AI and Security. https:\/\/cdrdv2-public.intel.com\/795371\/5thgen-xeon-edge-product-brief.pdf Last access: 2025-06-13."},{"key":"e_1_2_1_36_1","unstructured":"Intel Corporation. 2024. 4th Gen Intel\u00ae Xeon\u00ae Scalable Processor XCC (Codename Sapphire Rapids) Uncore Performance-Monitoring Guide. Revision 001. https:\/\/cdrdv2.intel.com\/v1\/dl\/downloadStart\/639667?fileName=639667-SPR_XCC_UPG_Guide-Rev_001.pdf Last access: 2025-06-13."},{"key":"e_1_2_1_37_1","unstructured":"Intel Corporation. 2024. Intel\u00ae Xeon\u00ae Gold 6542Y Prozessor. https:\/\/www.intel.de\/content\/www\/de\/de\/products\/sku\/237559\/intel-xeon-gold-6542y-processor-60m-cache-2-90-ghz\/specifications.html Last access: 2025-06-13."},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.14778\/3236187.3236216"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2023.3240774"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3183713.3183756"},{"key":"e_1_2_1_41_1","volume-title":"Proceedings of the Conference on Innovative Data Systems Research (CIDR).","author":"Korolija Dario","year":"2022","unstructured":"Dario Korolija, Dimitrios Koutsoukos, Kimberly Keeton, Konstantin Taranov, Dejan S. Milojicic, and Gustavo Alonso. 2022. Farview: Disaggregated Memory with Operator Off-loading for Database Engines. In Proceedings of the Conference on Innovative Data Systems Research (CIDR)."},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3662010.3663451"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2882903.2882925"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/3592980.3595311"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2018.00026"},{"key":"e_1_2_1_46_1","first-page":"73","article-title":"Optimistic Lock Coupling: A Scalable and Efficient General-Purpose Synchronization Method","volume":"42","author":"Leis Viktor","year":"2019","unstructured":"Viktor Leis, Michael Haubenschild, and Thomas Neumann. 2019. Optimistic Lock Coupling: A Scalable and Efficient General-Purpose Synchronization Method. IEEE Data Engineering Bulletin 42, 1 (2019), 73\u201384.","journal-title":"IEEE Data Engineering Bulletin"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.14778\/3675034.3675047"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3578835"},{"key":"e_1_2_1_49_1","volume-title":"Proceedings of the International Symposium on Memory Systems (MEMSYS). 341\u2013353","author":"Li Shang","unstructured":"Shang Li, Dhiraj Reddy, and Bruce L. Jacob. 2018. A performance & power comparison of modern high-speed DRAM architectures. In Proceedings of the International Symposium on Memory Systems (MEMSYS). 341\u2013353."},{"key":"e_1_2_1_50_1","volume-title":"Proceedings of the Conference on Innovative Data Systems Research (CIDR).","author":"Li Yinan","unstructured":"Yinan Li, Ippokratis Pandis, Ren\u00e9 M\u00fcller, Vijayshankar Raman, and Guy M. Lohman. 2013. NUMA-aware algorithms: the case of data shuffling. In Proceedings of the Conference on Innovative Data Systems Research (CIDR)."},{"key":"e_1_2_1_51_1","volume-title":"Dissecting CXL Memory Performance at Scale: Analysis, Modeling, and Optimization. CoRR abs\/2409.14317","author":"Liu Jinshu","year":"2024","unstructured":"Jinshu Liu, Hamid Hadian, Hanchen Xu, Daniel S. Berger, and Huaicheng Li. 2024. Dissecting CXL Memory Performance at Scale: Analysis, Modeling, and Optimization. CoRR abs\/2409.14317 (2024). arXiv:2409.14317"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3736227.3736231"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582063"},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.14778\/3415478.3415568"},{"key":"e_1_2_1_55_1","unstructured":"Seagate Technology Team Member(s). 2024. Composable Memory Appliance (CMA) Base Specification V1.1. Open Compute Project."},{"key":"e_1_2_1_56_1","unstructured":"Timothy Prickett Morgan. 2020. CXL And Gen-Z Iron Out A Coherent Interconnect Strategy. https:\/\/www.nextplatform.com\/2020\/04\/03\/cxl-and-gen-z-iron-out-a-coherent-interconnect-strategy\/ Last access: 2025-06-13."},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/3448016.3457268"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/3654983"},{"key":"e_1_2_1_59_1","first-page":"451","article-title":"Interleaving with coroutines: a systematic and practical approach to hide memory latency in index joins","volume":"28","author":"Psaropoulos Georgios","year":"2019","unstructured":"Georgios Psaropoulos, Thomas Legler, Norman May, and Anastasia Ailamaki. 2019. Interleaving with coroutines: a systematic and practical approach to hide memory latency in index joins. Proceedings of the VLDB Endowment (PVLDB) 28, 4 (2019), 451\u2013471.","journal-title":"Proceedings of the VLDB Endowment (PVLDB)"},{"key":"e_1_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/3299869.3320212"},{"key":"e_1_2_1_61_1","volume-title":"Proceedings of the International Conference on Performance Engineering (ICPE). 361\u2013372","author":"Rabl Tilmann","unstructured":"Tilmann Rabl, Meikel Poess, Hans-Arno Jacobsen, Patrick E. O'Neil, and Elizabeth J. O'Neil. 2013. Variations of the star schema benchmark to test the effects of data skew on query performance. In Proceedings of the International Conference on Performance Engineering (ICPE). 361\u2013372."},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDEW61823.2024.00063"},{"key":"e_1_2_1_63_1","volume-title":"Query Processing on Heterogeneous CPU\/GPU Systems. ACM Computing Surveys (CSUR) 55, 2","author":"Rosenfeld Viktor","year":"2023","unstructured":"Viktor Rosenfeld, Sebastian Bre\u00df, and Volker Markl. 2023. Query Processing on Heterogeneous CPU\/GPU Systems. ACM Computing Surveys (CSUR) 55, 2 (2023), 11:1\u201311:38."},{"key":"e_1_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW55747.2022.00141"},{"key":"e_1_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/SCW63240.2024.00079"},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.14778\/3681954.3682001"},{"key":"e_1_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2022.3228561"},{"key":"e_1_2_1_68_1","volume-title":"Berger","author":"Sharma Debendra Das","year":"2024","unstructured":"Debendra Das Sharma, Robert Blankenship, and Daniel S. Berger. 2024. An Introduction to the Compute Express Link (CXL) Interconnect. ACM Computing Surveys (CSUR) 56, 11 (2024), 290:1\u2013290:37."},{"key":"e_1_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/3076113.3076116"},{"key":"e_1_2_1_70_1","volume-title":"Proceedings of the Workshop on Methods and Description Languages for Modelling and Verification of Circuits and Systems (MBMV). 1\u201311","author":"Steiner Lukas","year":"2021","unstructured":"Lukas Steiner, Matthias Jung, and Norbert Wehn. 2021. Exploration of DDR5 with the Open-Source Simulator DRAMSys. In Proceedings of the Workshop on Methods and Description Languages for Modelling and Verification of Circuits and Systems (MBMV). 1\u201311."},{"key":"e_1_2_1_71_1","article-title":"IBM POWER9 opens up a new era of acceleration enablement","volume":"62","author":"Stuecheli Jeffrey","year":"2018","unstructured":"Jeffrey Stuecheli, William J. Starke, John D. Irish, L. Baba Arimilli, Daniel M. Dreps, Bart Blaner, Curt Wollbrink, and Brian Allison. 2018. IBM POWER9 opens up a new era of acceleration enablement: OpenCAPI. IBM Journal of Research and Development 62, 4\/5 (2018), 8:1\u20138:8.","journal-title":"OpenCAPI. IBM Journal of Research and Development"},{"key":"e_1_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614256"},{"key":"e_1_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/3627703.3650061"},{"key":"e_1_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00041"},{"key":"e_1_2_1_75_1","volume-title":"Disaggregated Database Systems. In Companion of the International Conference on Management of Data (SIGMOD \/ PODS). 37\u201344","author":"Wang Jianguo","year":"2023","unstructured":"Jianguo Wang and Qizhen Zhang. 2023. Disaggregated Database Systems. In Companion of the International Conference on Management of Data (SIGMOD \/ PODS). 37\u201344."},{"key":"e_1_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/3514221.3517824"},{"key":"e_1_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00778-024-00863-y"},{"key":"e_1_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.14778\/3561261.3561263"},{"key":"e_1_2_1_79_1","volume-title":"Proceedings of the International Conference on Data Engineering (ICDE). 2835\u20132849","author":"Wang Ruihong","unstructured":"Ruihong Wang, Jianguo Wang, Prishita Kadam, M. Tamer \u00d6zsu, and Walid G. Aref. 2023. dLSM: An LSM-Based Index for Memory Disaggregation. In Proceedings of the International Conference on Data Engineering (ICDE). 2835\u20132849."},{"key":"e_1_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507731"},{"key":"e_1_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW55747.2022.00207"},{"key":"e_1_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.14778\/3551793.3551845"},{"key":"e_1_2_1_83_1","volume-title":"Proceedings of the USENIX Conference on File and Storage Technologies (FAST). 169\u2013182","author":"Yang Jian","year":"2020","unstructured":"Jian Yang, Juno Kim, Morteza Hoseinzadeh, Joseph Izraelevitz, and Steven Swanson. 2020. An Empirical Guide to the Behavior and Use of Scalable Persistent Memory. In Proceedings of the USENIX Conference on File and Storage Technologies (FAST). 169\u2013182."},{"key":"e_1_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844459"},{"key":"e_1_2_1_85_1","volume-title":"Proceedings of the Conference on Innovative Data Systems Research (CIDR).","author":"Zhang Qizhen","year":"2020","unstructured":"Qizhen Zhang, Yifan Cai, Sebastian Angel, Vincent Liu, Ang Chen, and Boon Thau Loo. 2020. Rethinking Data Management Systems for Disaggregated Data Centers. In Proceedings of the Conference on Innovative Data Systems Research (CIDR)."},{"key":"e_1_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.14778\/3467861.3467877"},{"key":"e_1_2_1_87_1","volume-title":"Proceedings of the USENIX Symposium on Operating Systems Design and Implementation (OSDI). 37\u201356","author":"Zhong Yuhong","year":"2024","unstructured":"Yuhong Zhong, Daniel S Berger, Carl Waldspurger, Ryan Wee, Ishwar Agarwal, Rajat Agarwal, Frank Hady, Karthik Kumar, Mark D Hill, Mosharaf Chowdhury, et al. 2024. Managing Memory Tiers with CXL in Virtualized Environments. In Proceedings of the USENIX Symposium on Operating Systems Design and Implementation (OSDI). 37\u201356."},{"key":"e_1_2_1_88_1","first-page":"17","article-title":"MonetDB\/X100 - A DBMS In The CPU Cache","volume":"28","author":"Zukowski Marcin","year":"2005","unstructured":"Marcin Zukowski, Peter A. Boncz, Niels Nes, and S\u00e1ndor H\u00e9man. 2005. MonetDB\/X100 - A DBMS In The CPU Cache. IEEE Data Engineering Bulletin 28, 2 (2005), 17\u201322.","journal-title":"IEEE Data Engineering Bulletin"}],"container-title":["Proceedings of the VLDB Endowment"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.14778\/3746405.3746432","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,4]],"date-time":"2025-09-04T19:52:57Z","timestamp":1757015577000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.14778\/3746405.3746432"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5]]},"references-count":88,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2025,5]]}},"alternative-id":["10.14778\/3746405.3746432"],"URL":"https:\/\/doi.org\/10.14778\/3746405.3746432","relation":{},"ISSN":["2150-8097"],"issn-type":[{"value":"2150-8097","type":"print"}],"subject":[],"published":{"date-parts":[[2025,5]]},"assertion":[{"value":"2025-09-03","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}