{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:28:31Z","timestamp":1767184111539,"version":"build-2238731810"},"reference-count":0,"publisher":"Inderscience Publishers","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IJCAET"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1504\/ijcaet.2017.084903","type":"journal-article","created":{"date-parts":[[2017,7,10]],"date-time":"2017-07-10T07:30:14Z","timestamp":1499671814000},"page":"351","source":"Crossref","is-referenced-by-count":0,"title":["Transistor level realisation of power gated FSM"],"prefix":"10.1504","volume":"9","author":[{"given":"Sambhu Nath","family":"Pradhan","sequence":"first","affiliation":[]},{"given":"Priyanka","family":"Choudhury","sequence":"additional","affiliation":[]},{"given":"Debanjali","family":"Nath","sequence":"additional","affiliation":[]}],"member":"378","container-title":["International Journal of Computer Aided Engineering and Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.inderscienceonline.com\/doi\/full\/10.1504\/IJCAET.2017.084903","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,7,10]],"date-time":"2017-07-10T07:30:19Z","timestamp":1499671819000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.inderscience.com\/link.php?id=84903"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":0,"aliases":["10.1504\/ijcaet.2017.10003936"],"journal-issue":{"issue":"3","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1504\/ijcaet.2017.084903","relation":{},"ISSN":["1757-2657","1757-2665"],"issn-type":[{"value":"1757-2657","type":"print"},{"value":"1757-2665","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]},"article-number":"84903"}}