{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T14:27:44Z","timestamp":1753885664364,"version":"3.41.2"},"reference-count":0,"publisher":"Inderscience Publishers","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IJES"],"published-print":{"date-parts":[[2022]]},"DOI":"10.1504\/ijes.2022.10050537","type":"journal-article","created":{"date-parts":[[2022,9,9]],"date-time":"2022-09-09T13:28:48Z","timestamp":1662730128000},"page":"1","source":"Crossref","is-referenced-by-count":0,"title":["Performance assessment of adaptive core mapping for NoC-based architectures"],"prefix":"10.1504","volume":"1","author":[{"given":"T. V. K.","family":"Hanumantha Rao","sequence":"first","affiliation":[]},{"given":"Aruru S.A.I.","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"378","container-title":["International Journal of Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.inderscienceonline.com\/doi\/full\/10.1504\/IJES.2022.10050537","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,9]],"date-time":"2022-09-09T13:28:54Z","timestamp":1662730134000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.inderscience.com\/link.php?id=10050537"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":0,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1504\/ijes.2022.10050537","relation":{},"ISSN":["1741-1068","1741-1076"],"issn-type":[{"type":"print","value":"1741-1068"},{"type":"electronic","value":"1741-1076"}],"subject":[],"published":{"date-parts":[[2022]]},"article-number":"10050537"}}