{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T14:29:45Z","timestamp":1753885785823,"version":"3.41.2"},"reference-count":0,"publisher":"Inderscience Publishers","issue":"1\/2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IJHPCN"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1504\/ijhpcn.2017.10003761","type":"journal-article","created":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T14:00:13Z","timestamp":1489154413000},"page":"34","source":"Crossref","is-referenced-by-count":0,"title":["On the field design bug tolerance on a multi-core processor using FPGA"],"prefix":"10.1504","volume":"10","author":[{"given":"Harini","family":"Sriraman","sequence":"first","affiliation":[]},{"given":"Pattabiraman","family":"Venkatasubbu","sequence":"additional","affiliation":[]}],"member":"378","container-title":["International Journal of High Performance Computing and Networking"],"original-title":[],"language":"en","deposited":{"date-parts":[[2022,7,9]],"date-time":"2022-07-09T10:39:56Z","timestamp":1657363196000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.inderscience.com\/link.php?id=10003761"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":0,"journal-issue":{"issue":"1\/2","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1504\/ijhpcn.2017.10003761","relation":{},"ISSN":["1740-0562","1740-0570"],"issn-type":[{"type":"print","value":"1740-0562"},{"type":"electronic","value":"1740-0570"}],"subject":[],"published":{"date-parts":[[2017]]},"article-number":"10003761"}}