{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:08:51Z","timestamp":1767182931825,"version":"build-2238731810"},"reference-count":0,"publisher":"Inderscience Publishers","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IJHPSA"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1504\/ijhpsa.2017.083645","type":"journal-article","created":{"date-parts":[[2017,4,14]],"date-time":"2017-04-14T07:30:15Z","timestamp":1492155015000},"page":"26","source":"Crossref","is-referenced-by-count":3,"title":["Hardware design of parallel switch setting algorithm for Benes networks"],"prefix":"10.1504","volume":"7","author":[{"given":"Yikun","family":"Jiang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mei","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"378","container-title":["International Journal of High Performance Systems Architecture"],"original-title":[],"language":"en","deposited":{"date-parts":[[2017,4,14]],"date-time":"2017-04-14T07:30:19Z","timestamp":1492155019000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.inderscience.com\/link.php?id=83645"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":0,"aliases":["10.1504\/ijhpsa.2017.10004507"],"journal-issue":{"issue":"1","published-print":{"date-parts":[[2017]]}},"URL":"https:\/\/doi.org\/10.1504\/ijhpsa.2017.083645","relation":{},"ISSN":["1751-6528","1751-6536"],"issn-type":[{"value":"1751-6528","type":"print"},{"value":"1751-6536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]},"article-number":"83645"}}