{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T12:31:30Z","timestamp":1783686690988,"version":"3.55.0"},"reference-count":37,"publisher":"Walter de Gruyter GmbH","issue":"1-2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,25]]},"abstract":"<jats:title>Abstract<\/jats:title>\n               <jats:p xml:lang=\"en\">With decreasing die size and the ability to store multiple bits in a single cell, resistive random access memory (ReRAM) can be used to increase storage density, making it a promising technology for the next generation of memory. However, multi-level write operations suffer from impairments such as large latency, high energy consumption, and reliability issues. In this paper, we study different mechanisms affecting the \u201cmulti-level incremental step pulse with verify algorithm\u201d (M-ISPVA) on a 1-transistor-1-resistor (1T1R) model in transient simulation at the component and the circuit level with focus on resistance control and energy consumption during the entire process of state transitions. By dividing the M-ISPVA into a triggering and a controlling period, we discovered the transistor to operate in the ohmic region during the triggering period as a voltage-controlled resistance and in the saturation region during the controlling period as a voltage-controlled current limiter. Controlling the gate voltage in the triggering period can move the triggering point to a desired write voltage and in the controlling period can increase or decrease resistance steps per pulse to attain a desired speed of resistance change. In addition, the major energy portion is consumed for reset operation during triggering and for set operation during the controlling period. To optimize write performance, extra precaution must be taken when defining resistance states with target read-out current and gate voltage with the focus on evenly balanced latencies between all transitions. A direct multi-level write operation shows 67.5\u202f% latency and 62.5\u202f% energy saving compared to indirect ones, but suffers from only unidirectional control, making it non-feasible. In case of a 4\u2009k\u202fbit memory, the more reliable M-ISPVA faces almost 37\u202f% higher latency and energy compared to the basic ISPVA.<\/jats:p>","DOI":"10.1515\/itit-2023-0022","type":"journal-article","created":{"date-parts":[[2023,5,2]],"date-time":"2023-05-02T19:33:22Z","timestamp":1683056002000},"page":"52-64","source":"Crossref","is-referenced-by-count":5,"title":["Optimizing multi-level ReRAM memory for low latency and low energy consumption"],"prefix":"10.1515","volume":"65","author":[{"given":"Shima","family":"Hosseinzadeh","sequence":"first","affiliation":[{"name":"FAU Erlangen-N\u00fcrnberg, Department Computer Science 3 , Martensstr. 3, 91058 Erlangen , Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marius","family":"Klemm","sequence":"additional","affiliation":[{"name":"Lehrstuhl f\u00fcr Technische Elektronik (LTE) , Friedrich-Alexander-University Erlangen-Nuremberg (FAU) , Erlangen , Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Georg","family":"Fischer","sequence":"additional","affiliation":[{"name":"Lehrstuhl f\u00fcr Technische Elektronik (LTE) , Friedrich-Alexander-University Erlangen-Nuremberg (FAU) , Erlangen , Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dietmar","family":"Fey","sequence":"additional","affiliation":[{"name":"FAU Erlangen-N\u00fcrnberg, Department Computer Science 3 , Martensstr. 3, 91058 Erlangen , Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"374","published-online":{"date-parts":[[2023,5,3]]},"reference":[{"key":"2024082716125195761_j_itit-2023-0022_ref_001","doi-asserted-by":"crossref","unstructured":"C. Xu, D. Niu, N. Muralimanohar, et al.., \u201cOvercoming the challenges of crossbar resistive memory architectures,\u201d in HPCA, 2015, pp.\u00a0476\u2013488.","DOI":"10.1109\/HPCA.2015.7056056"},{"key":"2024082716125195761_j_itit-2023-0022_ref_002","doi-asserted-by":"crossref","unstructured":"M. A. Lastras-Monta\u00f1o, A. Ghofrani, and K. Cheng, \u201cA low-power hybrid reconfigurable architecture for resistive random-access memories,\u201d in HPCA, 2016, pp.\u00a0102\u2013113.","DOI":"10.1109\/HPCA.2016.7446057"},{"key":"2024082716125195761_j_itit-2023-0022_ref_003","doi-asserted-by":"crossref","unstructured":"H. S. P. Wong, H. Y. Lee, S. Yu, et al.., \u201cMetal\u2013oxide rram,\u201d Proc. IEEE, vol.\u00a0100, pp.\u00a01951\u20131970, 2012. https:\/\/doi.org\/10.1109\/jproc.2012.2190369.","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"2024082716125195761_j_itit-2023-0022_ref_004","doi-asserted-by":"crossref","unstructured":"A. A. El-Slehdar, A. H. Fouad, and A. G. Radwan, \u201cMemristor-based balanced ternary adder,\u201d in ICM, 2013, pp.\u00a01\u20134.","DOI":"10.1109\/ICM.2013.6735002"},{"key":"2024082716125195761_j_itit-2023-0022_ref_005","doi-asserted-by":"crossref","unstructured":"S. Yu, X. Guan, and H. S. P. Wong, \u201cOn the switching parameter variation of metal oxide rram\u2014part ii: model corroboration and device design strategy,\u201d IEEE Trans. Electron. Dev., vol.\u00a059, pp.\u00a01183\u20131188, 2012. https:\/\/doi.org\/10.1109\/ted.2012.2184544.","DOI":"10.1109\/TED.2012.2184544"},{"key":"2024082716125195761_j_itit-2023-0022_ref_006","doi-asserted-by":"crossref","unstructured":"A. Grossi, E. Nowak, C. Zambelli, et al.., \u201cFundamental variability limits of filament-based rram,\u201d in 2016 IEEE International Electron Devices Meeting (IEDM), 2016, pp.\u00a04\u20137.","DOI":"10.1109\/IEDM.2016.7838348"},{"key":"2024082716125195761_j_itit-2023-0022_ref_007","doi-asserted-by":"crossref","unstructured":"E. P\u00e9rez, C. Zambelli, M. K. Mahadevaiah, P. Olivo, and C. Wenger, \u201cToward reliable multi-level operation in rram arrays: improving post-algorithm stability and assessing endurance\/data retention,\u201d IEEE J. Electron Devices Soc., vol.\u00a07, pp.\u00a0740\u2013747, 2019. https:\/\/doi.org\/10.1109\/jeds.2019.2931769.","DOI":"10.1109\/JEDS.2019.2931769"},{"key":"2024082716125195761_j_itit-2023-0022_ref_008","doi-asserted-by":"crossref","unstructured":"Y. Y. Chen, L. Goux, S. Clima, et al.., \u201cEndurance\/retention trade-off on HfO2\/Metal cap 1t1r bipolar rram,\u201d IEEE Trans. Electron Devices, vol.\u00a060, pp.\u00a01114\u20131121, 2013. https:\/\/doi.org\/10.1109\/ted.2013.2241064.","DOI":"10.1109\/TED.2013.2241064"},{"key":"2024082716125195761_j_itit-2023-0022_ref_009","doi-asserted-by":"crossref","unstructured":"C. Y. Lin, C. Y. Wu, T. C. Lee, et al.., \u201cEffect of top electrode material on resistive switching properties of ZrO2 film memory devices,\u201d IEEE Electron Device Lett., vol.\u00a028, pp.\u00a0366\u2013368, 2007. https:\/\/doi.org\/10.1109\/led.2007.894652.","DOI":"10.1109\/LED.2007.894652"},{"key":"2024082716125195761_j_itit-2023-0022_ref_010","doi-asserted-by":"crossref","unstructured":"T. Cabout, J. Buckley, C. Cagli, et al.., \u201cRole of ti and pt electrodes on resistance switching variability of hfo2-based resistive random access memory,\u201d Thin Solid Films, vol.\u00a0533, pp.\u00a019\u201323, 2013. https:\/\/doi.org\/10.1016\/j.tsf.2012.11.050.","DOI":"10.1016\/j.tsf.2012.11.050"},{"key":"2024082716125195761_j_itit-2023-0022_ref_011","doi-asserted-by":"crossref","unstructured":"J. Park, M. Jo, S. Jung, et al.., \u201cNew set\/reset scheme for excellent uniformity in bipolar resistive memory,\u201d IEEE Electron Device Lett., vol.\u00a032, pp.\u00a0228\u2013230, 2011. https:\/\/doi.org\/10.1109\/led.2010.2094599.","DOI":"10.1109\/LED.2010.2094599"},{"key":"2024082716125195761_j_itit-2023-0022_ref_012","doi-asserted-by":"crossref","unstructured":"A. Grossi, C. Zambelli, P. Olivo, et al.., \u201cElectrical characterization and modeling of pulse-based forming techniques in rram arrays,\u201d Solid-State Electron., vol.\u00a0115, pp.\u00a017\u201325, 2016. https:\/\/doi.org\/10.1016\/j.sse.2015.10.003.","DOI":"10.1016\/j.sse.2015.10.003"},{"key":"2024082716125195761_j_itit-2023-0022_ref_013","doi-asserted-by":"crossref","unstructured":"K. Higuchi, T. Iwasaki, and K. Takeuchi, \u201cInvestigation of verify-programming methods to achieve 10 million cycles for 50nm hfo2 reram,\u201d in IMW, 2012, pp.\u00a01\u20134.","DOI":"10.1109\/IMW.2012.6213665"},{"key":"2024082716125195761_j_itit-2023-0022_ref_014","unstructured":"Y. L. Song, Y. Meng, X. Y. Xue, et al.., \u201cReliability significant improvement of resistive switching memory by dynamic self-adaptive write method,\u201d in VLSIT, 2013, pp.\u00a0T102\u2013T103."},{"key":"2024082716125195761_j_itit-2023-0022_ref_015","doi-asserted-by":"crossref","unstructured":"E. P\u00e9rez, A. Grossi, C. Zambelli, P. Olivo, and C. Wenger, \u201cImpact of the incremental programming algorithm on the filament conduction in hfo2-based rram arrays,\u201d IEEE J. Electron Devices Soc., vol.\u00a05, pp.\u00a064\u201368, 2017. https:\/\/doi.org\/10.1109\/jeds.2016.2618425.","DOI":"10.1109\/JEDS.2016.2618425"},{"key":"2024082716125195761_j_itit-2023-0022_ref_016","doi-asserted-by":"crossref","unstructured":"E. P\u00e9rez, A. Grossi, C. Zambelli, M. K. Mahadevaiah, P. Olivo, and C. Wenger, \u201cTemperature impact and programming algorithm for rram based memories,\u201d in IMWS-AMP, 2018, pp.\u00a01\u20133.","DOI":"10.1109\/IMWS-AMP.2018.8457132"},{"key":"2024082716125195761_j_itit-2023-0022_ref_017","doi-asserted-by":"crossref","unstructured":"D. Fey, \u201cUsing the multi-bit feature of memristors for register files in signed-digit arithmetic units,\u201d Semicond. Sci. Technol., vol.\u00a029, p.\u00a0104008, 2014. https:\/\/doi.org\/10.1088\/0268-1242\/29\/10\/104008.","DOI":"10.1088\/0268-1242\/29\/10\/104008"},{"key":"2024082716125195761_j_itit-2023-0022_ref_018","doi-asserted-by":"crossref","unstructured":"D. Fey, M. Reichenbach, C. S\u00f6ll, M. Biglari, J. R\u00f6ber, and R. Weigel, \u201cUsing memristor technology for multi-value registers in signed-digit arithmetic circuits,\u201d in MEMSYS, 2016, pp.\u00a0442\u2013454.","DOI":"10.1145\/2989081.2989124"},{"key":"2024082716125195761_j_itit-2023-0022_ref_019","doi-asserted-by":"crossref","unstructured":"W. Kim, A. Chattopadhyay, A. Siemon, E. Linn, R. Waser, and V. Rana, \u201cMultistate memristive tantalum oxide devices for ternary arithmetic,\u201d Sci. Rep., vol.\u00a06, p.\u00a036652, 2016. https:\/\/doi.org\/10.1038\/srep36652.","DOI":"10.1038\/srep36652"},{"key":"2024082716125195761_j_itit-2023-0022_ref_020","doi-asserted-by":"crossref","unstructured":"S. Hosseinzadeh, M. Biglary, and D. Fey, \u201cTremo: a model for ternary reram-based memories with adjustable write-verification capabilities,\u201d in DSD, 2020, pp.\u00a044\u201348.","DOI":"10.1109\/DSD51259.2020.00019"},{"key":"2024082716125195761_j_itit-2023-0022_ref_021","doi-asserted-by":"crossref","unstructured":"S. Hosseinzadeh, M. Biglari, and D. Fey, \u201cTremo+: modeling ternary and binary reram-based memories with flexible write-verification mechanisms,\u201d Front. Nanotechnol., vol.\u00a03, p.\u00a0765947, 2021. https:\/\/doi.org\/10.3389\/fnano.2021.765947.","DOI":"10.3389\/fnano.2021.765947"},{"key":"2024082716125195761_j_itit-2023-0022_ref_022","doi-asserted-by":"crossref","unstructured":"C. Xu, D. Niu, N. Muralimanohar, N. P. Jouppi, and Y. Xie, \u201cUnderstanding the trade-offs in multi-level cell reram memory design,\u201d in DAC, 2013, pp.\u00a01\u20136.","DOI":"10.1145\/2463209.2488867"},{"key":"2024082716125195761_j_itit-2023-0022_ref_023","doi-asserted-by":"crossref","unstructured":"K. Kinoshita, K. Tsunoda, Y. Sato, et al.., \u201cReduction of reset current in nio-reram brought about by ideal current limiter,\u201d in NVSMW, 2007, pp.\u00a066\u201367.","DOI":"10.1109\/NVSMW.2007.4290583"},{"key":"2024082716125195761_j_itit-2023-0022_ref_024","doi-asserted-by":"crossref","unstructured":"A. Siemon, S. Menzel, R. Waser, and E. Linn, \u201cA complementary resistive switch-based crossbar array adder,\u201d IEEE CAS, vol.\u00a05, pp.\u00a064\u201374, 2015.","DOI":"10.1109\/JETCAS.2015.2398217"},{"key":"2024082716125195761_j_itit-2023-0022_ref_025","doi-asserted-by":"crossref","unstructured":"Z. Jiang, Y. Wu, S. Yu, et al.., \u201cA compact model for metal\u2013oxide resistive random access memory with experiment verification,\u201d IEEE Trans. Electron Devices, vol.\u00a063, pp.\u00a01884\u20131892, 2016. https:\/\/doi.org\/10.1109\/ted.2016.2545412.","DOI":"10.1109\/TED.2016.2545412"},{"key":"2024082716125195761_j_itit-2023-0022_ref_026","doi-asserted-by":"crossref","unstructured":"P. Chi, S. Li, C. Xu, et al.., \u201cPrime: a novel processing-in-memory architecture for neural network computation in reram-based main memory,\u201d SIGARCH Comput. Archit. News, vol.\u00a044, pp.\u00a027\u201339, 2016. https:\/\/doi.org\/10.1145\/3007787.3001140.","DOI":"10.1145\/3007787.3001140"},{"key":"2024082716125195761_j_itit-2023-0022_ref_027","doi-asserted-by":"crossref","unstructured":"S. H. Pugsley, J. Jestes, H. Zhang, et al.., \u201cNdc: analyzing the impact of 3d-stacked memory+logic devices on mapreduce workloads,\u201d in 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), 2014, pp.\u00a0190\u2013200.","DOI":"10.1109\/ISPASS.2014.6844483"},{"key":"2024082716125195761_j_itit-2023-0022_ref_028","doi-asserted-by":"crossref","unstructured":"E. P. B. Quesada, M. K. Mahadevaiah, T. Rizzi, et al.., \u201cExperimental assessment of multilevel rram-based vector-matrix multiplication operations for in-memory computing,\u201d IEEE Trans. Electron Devices, vol.\u00a070, pp.\u00a02009\u20132014, 2023. https:\/\/doi.org\/10.1109\/ted.2023.3244509.","DOI":"10.1109\/TED.2023.3244509"},{"key":"2024082716125195761_j_itit-2023-0022_ref_029","doi-asserted-by":"crossref","unstructured":"J. J. Yang, M. D. Pickett, X. Li, D. A. A. Ohlberg, D. R. Stewart, and R. S. Williams, \u201cMemristive switching mechanism for metal\/oxide\/metal nanodevices,\u201d Nat. Nanotechnol., vol.\u00a03, pp.\u00a0429\u2013433, 2008. https:\/\/doi.org\/10.1038\/nnano.2008.160.","DOI":"10.1038\/nnano.2008.160"},{"key":"2024082716125195761_j_itit-2023-0022_ref_030","doi-asserted-by":"crossref","unstructured":"X. Dong, C. Xu, Y. Xie, and N. P. Jouppi, \u201cNvsim: a circuit-level performance, energy, and area model for emerging nonvolatile memory,\u201d IEEE CEDA, vol.\u00a031, pp.\u00a0994\u20131007, 2012.","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"2024082716125195761_j_itit-2023-0022_ref_031","doi-asserted-by":"crossref","unstructured":"M. Biglari, T. Lieske, and D. Fey, \u201cHigh-endurance bipolar reram-based non-volatile flip-flops with run-time tunable resistive states,\u201d in NANOARCH, 2018, pp.\u00a019\u201324.","DOI":"10.1145\/3232195.3232217"},{"key":"2024082716125195761_j_itit-2023-0022_ref_032","doi-asserted-by":"crossref","unstructured":"J. Reuben, D. Fey, and C. Wenger, \u201cA modeling methodology for resistive ram based on stanford-pku model with extended multilevel capability,\u201d IEEE Trans. Nanotechnol., vol.\u00a018, pp.\u00a0647\u2013656, 2019. https:\/\/doi.org\/10.1109\/tnano.2019.2922838.","DOI":"10.1109\/TNANO.2019.2922838"},{"key":"2024082716125195761_j_itit-2023-0022_ref_033","unstructured":"J. Sandrini and Y. Leblebici, \u201cFabrication, characterization and integration of resistive random access memories,\u201d Ph.D. thesis, \u00c9cole Polytechnique F\u00e9d\u00e9rale De Lausanne, 2017."},{"key":"2024082716125195761_j_itit-2023-0022_ref_034","doi-asserted-by":"crossref","unstructured":"K. Fleck, U. B\u00f6ttger, R. Waser, N. Aslam, S. Hoffmann-Eifert, S. Menzel., \u201cEnergy dissipation during pulsed switching of strontium-titanate based resistive switching memory devices,\u201d in 2016 46th European Solid-State Device Research Conference (ESSDERC), 2016, pp.\u00a0160\u2013163.","DOI":"10.1109\/ESSDERC.2016.7599611"},{"key":"2024082716125195761_j_itit-2023-0022_ref_035","doi-asserted-by":"crossref","unstructured":"A. Hardtdegen, C. La Torre, F. Cuppers, S. Menzel, R. Waser, and S. Hoffmann-Eifert, \u201cImproved switching stability and the effect of an internal series resistor in hfo2\/tiox bilayer reram cells,\u201d IEEE Trans. Electron Devices, vol.\u00a065, pp.\u00a03229\u20133236, 2018. https:\/\/doi.org\/10.1109\/ted.2018.2849872.","DOI":"10.1109\/TED.2018.2849872"},{"key":"2024082716125195761_j_itit-2023-0022_ref_036","doi-asserted-by":"crossref","unstructured":"C. Felix, S. Menzel, C. Bengel, et al.., \u201cExploiting the switching dynamics of hfo2-based reram devices for reliable analog memristive behavior,\u201d APL Mater., vol.\u00a07, p.\u00a0091105, 2019. https:\/\/doi.org\/10.1063\/1.5108654.","DOI":"10.1063\/1.5108654"},{"key":"2024082716125195761_j_itit-2023-0022_ref_037","doi-asserted-by":"crossref","unstructured":"C. Bengel, K. Zhang, J. Mohr, et al.., \u201cTailor-made synaptic dynamics based on memristive devices,\u201d Front. Electron. Mater., vol.\u00a03, p.\u00a01061269, 2023. https:\/\/doi.org\/10.3389\/femat.2023.1061269.","DOI":"10.3389\/femat.2023.1061269"}],"container-title":["it - Information Technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.degruyter.com\/document\/doi\/10.1515\/itit-2023-0022\/xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/www.degruyter.com\/document\/doi\/10.1515\/itit-2023-0022\/pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,27]],"date-time":"2024-08-27T16:13:53Z","timestamp":1724775233000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.degruyter.com\/document\/doi\/10.1515\/itit-2023-0022\/html"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,1]]},"references-count":37,"journal-issue":{"issue":"1-2","published-online":{"date-parts":[[2023,5,3]]},"published-print":{"date-parts":[[2023,5,25]]}},"alternative-id":["10.1515\/itit-2023-0022"],"URL":"https:\/\/doi.org\/10.1515\/itit-2023-0022","relation":{},"ISSN":["1611-2776","2196-7032"],"issn-type":[{"value":"1611-2776","type":"print"},{"value":"2196-7032","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,5,1]]}}}