{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T21:41:51Z","timestamp":1648762911944},"reference-count":10,"publisher":"Walter de Gruyter GmbH","issue":"1","license":[{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by-nc-nd\/3.0"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10,1]]},"abstract":"<jats:title>Abstract<\/jats:title>\n               <jats:p>The paper presents three embedded soft-core processor architectures, developed by the authors to be easily implementable while yielding low digital resource usage. These architectures will be compared and contrasted between each-other by introducing a special testing method, based on control algorithm implementations. For reference, the same testing and comparison has been implemented on a well established architecture, too, on the Xilinx PicoBlaze processor. Measurement results and application suggestion are given in the concluding section.<\/jats:p>","DOI":"10.1515\/macro-2017-0003","type":"journal-article","created":{"date-parts":[[2017,12,22]],"date-time":"2017-12-22T22:17:13Z","timestamp":1513981033000},"page":"23-30","source":"Crossref","is-referenced-by-count":0,"title":["Evaluation and Comparison of Low FPGA Footprint, Embedded Soft-Core Processors"],"prefix":"10.1515","volume":"2","author":[{"given":"L\u00e1szl\u00f3","family":"Bak\u00f3","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Faculty of Technical and Human Sciences , Sapientia Hungarian University of Transylvania , Tirgu-Mure\u015f , Romania"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Szabolcs","family":"Hajd\u00fa","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Faculty of Technical and Human Sciences , Sapientia Hungarian University of Transylvania , Tirgu-Mure\u015f , Romania"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fearghal","family":"Morgan","sequence":"additional","affiliation":[{"name":"Bio-Inspired Electronics and Reconfigurable Computing (BIRC) Research Group , National University Ireland Galway , Galway , Ireland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"374","published-online":{"date-parts":[[2017,12,21]]},"reference":[{"key":"2021040807403479777_j_macro-2017-0003_ref_001_w2aab3b7b3b1b6b1ab1ab1Aa","doi-asserted-by":"crossref","unstructured":"[1] Angelov V, Lindenstruth V. The Educational Processor Sweet-16. In: 2009 International Conference on Field Programmable Logic and Applications. IEEE; 2009. p. 555\u20139.","DOI":"10.1109\/FPL.2009.5272412"},{"key":"2021040807403479777_j_macro-2017-0003_ref_002_w2aab3b7b3b1b6b1ab1ab2Aa","doi-asserted-by":"crossref","unstructured":"[2] Zavala HA, Nieto CO, Ruelas HJA, Dominguez CAR., Design of a General Purpose 8-bit RISC Processor for Computer Architecture Learning, Comput. y Sist. 2015 Jun 29; 19(2):371\u221285.","DOI":"10.13053\/cys-19-2-1941"},{"key":"2021040807403479777_j_macro-2017-0003_ref_003_w2aab3b7b3b1b6b1ab1ab3Aa","doi-asserted-by":"crossref","unstructured":"[3] Lopez Presa JL, Perez Calle E., MMP16 a 16-bit Didactic Micro-Programmed Micro-Processor. In: 2011 3rd International Conference on Computer Research and Development, IEEE, 2011, p. 61\u201366.","DOI":"10.1109\/ICCRD.2011.5763974"},{"key":"2021040807403479777_j_macro-2017-0003_ref_004_w2aab3b7b3b1b6b1ab1ab4Aa","doi-asserted-by":"crossref","unstructured":"[4] M. Schoeberl, \u201cLeros: A Tiny Microcontroller for FPGAs\u201d, 21st International Conference on Field Programmable Logic and Applications, Chania, 2011, pp. 10-14.","DOI":"10.1109\/FPL.2011.13"},{"key":"2021040807403479777_j_macro-2017-0003_ref_005_w2aab3b7b3b1b6b1ab1ab5Aa","doi-asserted-by":"crossref","unstructured":"[5] Rodr\u00edguez Prieto, Julio Enrique; JACINTO G\u00d3MEZ, Edwar; MART\u00cdNEZ SANTA, Fernando. Implementation of an 8-Bit Softcore Microcontroller on Xilinx Spartan FPGA Family. Indian Journal of Science and Technology, [S.l.], jun. 2017. ISSN 0974-5645.","DOI":"10.17485\/ijst\/2017\/v10i22\/114827"},{"key":"2021040807403479777_j_macro-2017-0003_ref_006_w2aab3b7b3b1b6b1ab1ab6Aa","doi-asserted-by":"crossref","unstructured":"[6] R. Ammendola, M. Barbanera, M. Bizzarri, V. Bonaiuto, A. Ceccucci, B. Checcucci, N. De Simone, R. Fantechi, L. Federici, A. Fucci, M. Lupi, G. Paoluzzi, A. Papi, M. Piccini, V. Ryjov, A. Salamon, G. Salina, F. Sargeni, S. Venditti, \u201cPerformance and advantages of a soft-core based parallel architecture for energy peak detection in the calorimeter Level 0 trigger for the NA62 experiment at CERN\u201d, 2017, Journal of Instrumentation, 1748-0221.","DOI":"10.1088\/1748-0221\/12\/03\/C03054"},{"key":"2021040807403479777_j_macro-2017-0003_ref_007_w2aab3b7b3b1b6b1ab1ab7Aa","unstructured":"[7] M. Morris Mano, Charles R. Kime, \u201cLogic and Computer Design Fundamental\u201d 2nd Edition, 2001, ISBN 0130314862"},{"key":"2021040807403479777_j_macro-2017-0003_ref_008_w2aab3b7b3b1b6b1ab1ab8Aa","unstructured":"[8] Fearghal Morgan et al, \u201cviciLogic: Online learning and prototyping platform for digital logic and computer architecture\u201d, eChallenges e-2014 Conference, Oct 2014, pp 1-9."},{"key":"2021040807403479777_j_macro-2017-0003_ref_009_w2aab3b7b3b1b6b1ab1ab9Aa","unstructured":"[9] PicoBlaze 8-bit Embedded Microcontroller User Guide for Extended Spartan\u00ae-3 and Virtex\u00ae-5 FPGAs Introducing PicoBlaze for Spartan-6, Virtex-6, and 7 Series FPGAs, UG129 June 22, 2011"},{"key":"2021040807403479777_j_macro-2017-0003_ref_010_w2aab3b7b3b1b6b1ab1ac10Aa","unstructured":"[10] D.E. Knuth, The Art of Computer Programming, vol. 2, Addison-Wesley, 1981."}],"container-title":["MACRo 2015"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/content.sciendo.com\/view\/journals\/macro\/2\/1\/article-p23.xml","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/www.sciendo.com\/article\/10.1515\/macro-2017-0003","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,9]],"date-time":"2021-04-09T03:22:09Z","timestamp":1617938529000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.sciendo.com\/article\/10.1515\/macro-2017-0003"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,1]]},"references-count":10,"journal-issue":{"issue":"1","published-online":{"date-parts":[[2017,12,21]]},"published-print":{"date-parts":[[2017,10,1]]}},"alternative-id":["10.1515\/macro-2017-0003"],"URL":"https:\/\/doi.org\/10.1515\/macro-2017-0003","relation":{},"ISSN":["2247-0948"],"issn-type":[{"value":"2247-0948","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,10,1]]}}}