{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T22:35:57Z","timestamp":1777761357352,"version":"3.51.4"},"reference-count":132,"publisher":"Emerald","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1,12]]},"abstract":"<jats:p>The aggressive scaling of CMOS technology has inevitably led to vastly increased power dissipation, process variability and reliability degradation, posing tremendous challenges to robust circuit design. To continue the success of integrated circuits, advanced design research must start in parallel with or even ahead of technology development. This new paradigm requires the Predictive Technology Model (PTM) for future technology generations, including nanoscale CMOS and post-silicon devices. This paper presents a comprehensive set of predictive modeling developments. Starting from the PTM of traditional CMOS devices, it extends to CMOS alternatives at the end of the silicon roadmap, such as strained Si, high-k\/metal gate, and FinFET devices. The impact of process variation and the aging effect is further captured by modeling the device parameters under the influence. Beyond the silicon roadmap, the PTM outreaches to revolutionary devices, especially carbon-based transistor and interconnect, in order to support explorative design research. Overall, these predictive device models enable early stage design exploration with increasing technology diversity, helping shed light on the opportunities and challenges in the nanoelectronics era.<\/jats:p>","DOI":"10.1561\/1000000012","type":"journal-article","created":{"date-parts":[[2010,1,13]],"date-time":"2010-01-13T07:03:59Z","timestamp":1263366239000},"page":"305-401","source":"Crossref","is-referenced-by-count":10,"title":["The Predictive Technology Model in the Late Silicon Era and Beyond"],"prefix":"10.1108","volume":"3","author":[{"given":"Yu","family":"Cao","sequence":"first","affiliation":[{"name":"Arizona State University School of ECEE, , ,","place":["Tempe, AZ, 85287-5706"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Asha","family":"Balijepalli","sequence":"additional","affiliation":[{"name":"Global Foundries Inc. , ,","place":["Sunnyvale, CA"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saurabh","family":"Sinha","sequence":"additional","affiliation":[{"name":"Arizona State University School of ECEE, , ,","place":["Tempe, AZ, 85287-5706"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi-Chao","family":"Wang","sequence":"additional","affiliation":[{"name":"Arizona State University School of ECEE, , ,","place":["Tempe, AZ, 85287-5706"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenping","family":"Wang","sequence":"additional","affiliation":[{"name":"Vitesse Semiconductor Corp. , ,","place":["Austin, TX"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Zhao","sequence":"additional","affiliation":[{"name":"Qualcomm Inc. , ,","place":["San Diego, CA"]}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"140","published-online":{"date-parts":[[2010,1,12]]},"reference":[{"key":"2026032901122724100_ref001","first-page":"67","article-title":"A test structure for characterizing local device mismatches","author":"Agarwal"},{"issue":"3","key":"2026032901122724100_ref002","doi-asserted-by":"crossref","first-page":"439","DOI":"10.1109\/43.215005","article-title":"Universal MOSFET hold mobility degradation models for circuit simulation","volume":"12","author":"Agostinelli","year":"1993","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2026032901122724100_ref003","doi-asserted-by":"crossref","article-title":"Variability aware modeling and characterization in standard cell in 45 nm CMOS with stress enhancement technique","author":"Aikawa","DOI":"10.1109\/VLSIT.2008.4588574"},{"issue":"5","key":"2026032901122724100_ref004","doi-asserted-by":"crossref","first-page":"599","DOI":"10.1109\/TNANO.2006.880451","article-title":"Analysis of the frequency response of carbon nanotube transistors","volume":"5","author":"Akinwande","year":"2006","journal-title":"IEEE Transactions on Nanotechnology"},{"key":"2026032901122724100_ref005","first-page":"345","article-title":"A critical examination of the mechanics of dynamic NBTI for PMOSFETs","volume-title":"IEDM","author":"Alam","year":"2003"},{"key":"2026032901122724100_ref006","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1016\/j.microrel.2004.03.019","article-title":"A comprehensive model of PMOS NBTI degradation","volume":"45","author":"Alam","year":"2005","journal-title":"Microelectronics Reliability"},{"key":"2026032901122724100_ref007","first-page":"1","article-title":"First demonstration of AC gain from a single-walled carbon nanotube common-source amplifier","volume-title":"IEDM","author":"Amlani","year":"2006"},{"key":"2026032901122724100_ref008","first-page":"1873","article-title":"Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs","volume":"50","author":"Asenov","year":"2003","journal-title":"IEEE Transactions on Electron Devices"},{"key":"2026032901122724100_ref009","first-page":"2","article-title":"Compact modeling of carbon nanotube transistor for early stage process-design exploration","author":"Balijepalli"},{"issue":"4","key":"2026032901122724100_ref010","doi-asserted-by":"crossref","first-page":"361","DOI":"10.1049\/iet-cds:20070225","article-title":"A scalable model for predicting the effect of NBTI for reliable design","volume":"2","author":"Bhardwaj","year":"2008","journal-title":"IET Circuits, Devices & Systems"},{"key":"2026032901122724100_ref011","first-page":"117","article-title":"Accurate modeling of trench isolation induced mechanical stress effects on MOSFET electrical performance","volume-title":"IEDM","author":"Bianchi","year":"2002"},{"key":"2026032901122724100_ref012","first-page":"847","article-title":"A high performance 0.25\u03bcm logic technology optimized for 1.8 V operation","volume-title":"IEDM Technical Digest","author":"Bohr","year":"1996"},{"key":"2026032901122724100_ref013","first-page":"98","article-title":"Models of process variations in device and interconnect","author":"Boning"},{"key":"2026032901122724100_ref014","first-page":"338","article-title":"Parameter variations and impact on circuits and microarchitecture","author":"Borkar"},{"issue":"2","key":"2026032901122724100_ref015","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1109\/4.982424","article-title":"Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration","volume":"37","author":"Bowman","year":"2002","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"2026032901122724100_ref016","volume-title":"BSIM4 Manual","author":"\u00a0","year":"2005"},{"issue":"2","key":"2026032901122724100_ref017","doi-asserted-by":"crossref","first-page":"343","DOI":"10.1109\/JPROC.2007.911072","article-title":"Digital circuit design challenges and opportunities in the era of nanoscale CMOS","volume":"96","author":"Calhoun","year":"2008","journal-title":"Proceedings of the IEEE"},{"key":"2026032901122724100_ref018","first-page":"201","article-title":"New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation","volume-title":"CICC","author":"Cao","year":"2000"},{"key":"2026032901122724100_ref019","first-page":"273","article-title":"A comprehensive framework for predictive modeling of negative bias temperature instability","volume-title":"IRPS","author":"Chakravarthi","year":"2004"},{"key":"2026032901122724100_ref020","first-page":"77","article-title":"High speed 45nm gate length CMOSFETs integrated into a 90 nm bulk technology incorporating strain engineering","volume-title":"IEDM Technical Digest","author":"Chan","year":"2003"},{"issue":"11","key":"2026032901122724100_ref021","doi-asserted-by":"crossref","first-page":"1860","DOI":"10.1109\/JPROC.2003.818336","article-title":"Extremely scaled silicon nano-CMOS devices","volume":"91","author":"Chang","year":"2003","journal-title":"Proceedings of the IEEE"},{"issue":"2004","key":"2026032901122724100_ref022","doi-asserted-by":"crossref","first-page":"408","DOI":"10.1109\/LED.2004.828570","article-title":"High-k\/metal gate stack and its MOSFET characteristics","volume":"25","author":"Chau","year":"2004","journal-title":"IEEE Electron Device Letters"},{"key":"2026032901122724100_ref023","doi-asserted-by":"crossref","first-page":"413","DOI":"10.1109\/T-ED.1985.21957","article-title":"Electrical breakdown in thin gate and tunneling oxides","volume":"32","author":"Chen","year":"1985","journal-title":"IEEE Transactions on Electron Devices"},{"key":"2026032901122724100_ref024","doi-asserted-by":"crossref","first-page":"1497","DOI":"10.1021\/nl0508624","article-title":"The role of metal-nanotube contact in the performance of carbon nanotube field-effect transistors","volume":"5","author":"Chen","year":"2005","journal-title":"Nano Letters"},{"key":"2026032901122724100_ref025","first-page":"196","article-title":"Dynamic NBTI of PMOS transistors and its impact on device lifetime","volume-title":"IRPS","author":"Chen","year":"2003"},{"key":"2026032901122724100_ref026","first-page":"635","article-title":"E-T based statistical modeling and compact statistical circuit simulation methodologies","author":"Chen"},{"key":"2026032901122724100_ref027","first-page":"1391","article-title":"Fast statistical circuit analysis with finite-point transistor model","volume-title":"Design, Automation & Test in Europe","author":"Chen","year":"2007"},{"key":"2026032901122724100_ref028","first-page":"203","article-title":"Fabrication and characterization of carbon nanotube interconnects","volume-title":"IEDM","author":"Close","year":"2007"},{"issue":"2","key":"2026032901122724100_ref029","doi-asserted-by":"crossref","first-page":"471","DOI":"10.1109\/T-ED.1985.21965","article-title":"Statistical modeling for efficient parametric yield estimation of MOS VLSI circuits","volume":"ED-32","author":"Cox","year":"1985","journal-title":"IEEE Transactions on Electron Devices"},{"issue":"12","key":"2026032901122724100_ref030","doi-asserted-by":"crossref","first-page":"3186","DOI":"10.1109\/TED.2007.909030","article-title":"A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application Part I: Model of the intrinsic channel region","volume":"54","author":"Deng","year":"2007","journal-title":"IEEE Transactions on Electron Devices"},{"key":"2026032901122724100_ref031","first-page":"133","article-title":"Tri-gate fully-depleted CMOS transistors: Fabrication, design and layout","author":"Doyle"},{"key":"2026032901122724100_ref032","first-page":"281","article-title":"A test-structure to efficiently study threshold-voltage variation in large MOSFET arrays","author":"Drego"},{"issue":"9","key":"2026032901122724100_ref033","doi-asserted-by":"crossref","first-page":"1971","DOI":"10.1109\/TED.2005.881001","article-title":"Modeling advanced FET technology in a compact model","volume":"53","author":"Dunga","year":"2006","journal-title":"IEEE Transactions on Electron Devices"},{"issue":"12","key":"2026032901122724100_ref034","doi-asserted-by":"crossref","first-page":"1653","DOI":"10.1016\/0038-1101(93)90210-H","article-title":"Strain effects on device characteristics: implementation in drift-diffusion simulators","volume":"36","author":"Egley","year":"1993","journal-title":"Solid-State Electronics"},{"key":"2026032901122724100_ref035","article-title":"Scalability of the Si1-xGex Source\/Drain technology for the 45-nm technology node and beyond","volume-title":"TED","author":"Eneman"},{"key":"2026032901122724100_ref036","first-page":"679","article-title":"Physical insights on design and modeling of nanoscale FinFETs","author":"Fossum"},{"key":"2026032901122724100_ref037","first-page":"516","article-title":"Modeling within-die spatial correlation effects for process-design co-optimization","author":"Friedberg"},{"issue":"9","key":"2026032901122724100_ref038","doi-asserted-by":"crossref","first-page":"1979","DOI":"10.1109\/TED.2005.881006","article-title":"PSP: An advanced surface-potential-based MOSFET model for circuit simulation","volume":"53","author":"Gildenblat","year":"2006","journal-title":"IEEE Transactions on Electron Devices"},{"key":"2026032901122724100_ref039","first-page":"416","article-title":"Design for degradation: CAD tools for managing transistor degradation mechanisms","volume-title":"ISQED","author":"Goda","year":"2005"},{"key":"2026032901122724100_ref040","first-page":"623","article-title":"High performance 25 nm gate CMOSFETs for 65nm node high speed MPUs","volume-title":"IEDM Techncial Digest","author":"Goto","year":"2003"},{"issue":"2","key":"2026032901122724100_ref041","doi-asserted-by":"crossref","first-page":"172","DOI":"10.1109\/TED.2003.821883","article-title":"A numerical study of scaling issues for Schottky-barrier carbon nanotube transistors","volume":"51","author":"Guo","year":"2004","journal-title":"IEEE Transactions on Electron Devices"},{"key":"2026032901122724100_ref042","volume-title":"Nanoscale Transistors: Device Physics, Modeling and Simulation","author":"Guo","year":"2006"},{"key":"2026032901122724100_ref043","first-page":"627","article-title":"High-performance sub-0.08 \u03bcm CMOS with dual gate oxide and 9.7 ps inverter delay","volume-title":"IEDM Technical Digest","author":"Hargrove","year":"1998"},{"key":"2026032901122724100_ref044","doi-asserted-by":"crossref","first-page":"994","DOI":"10.1103\/PhysRev.101.944","article-title":"Transport and deformation-potential theory for many-valley semiconductors with anisotropic scattering","volume":"101","author":"Herring","year":"1956","journal-title":"Physical Review"},{"issue":"12","key":"2026032901122724100_ref045","doi-asserted-by":"crossref","first-page":"2320","DOI":"10.1109\/16.887014","article-title":"FinFET-a self-aligned double-gate MOSFET scalable to 20 nm","volume":"47","author":"Hisamoto","year":"2000","journal-title":"IEEE Transactions on Electron Devices"},{"key":"2026032901122724100_ref046","first-page":"569","article-title":"A physical model for MOSFET output resistance","author":"Huang"},{"key":"2026032901122724100_ref047","first-page":"679","article-title":"Sub-50nm FinFET: PFET","author":"Huang"},{"key":"2026032901122724100_ref048","first-page":"237","article-title":"High performance 50nm CMOS devices for microprocessor and embedded processor core applications","volume-title":"IEDM Technical Digest","author":"Huang","year":"2001"},{"key":"2026032901122724100_ref049","first-page":"40","article-title":"Hole trapping effect on methodology for DC and AC negative bias temperature instability measurements in pMOS transistors","volume-title":"IRPS","author":"Huard","year":"2004"},{"issue":"9","key":"2026032901122724100_ref050","doi-asserted-by":"crossref","first-page":"2128","DOI":"10.1109\/TED.2006.881007","article-title":"Compact-modeling solutions for nanoscale double-gate and gate-all-around MOSFETs","volume":"53","author":"Iniguez","year":"2006","journal-title":"IEEE Transactions on Electron Devices"},{"key":"2026032901122724100_ref051","unstructured":"\u00a0\n          \n          International Technology Roadmap of Semiconductors (available athttp:\/\/www.itrs.ne.), 2008."},{"key":"2026032901122724100_ref052","first-page":"329","article-title":"Gate leakage vs. NBTI in plasma nitrided oxides: Characterization, physical principles, and optimization","author":"Islam"},{"key":"2026032901122724100_ref053","doi-asserted-by":"crossref","first-page":"2004","DOI":"10.1063\/1.323909","article-title":"Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices","volume":"48","author":"Jeppson","year":"1977","journal-title":"Journal of Applied Physics"},{"issue":"2","key":"2026032901122724100_ref054","doi-asserted-by":"crossref","first-page":"025201","DOI":"10.1088\/0957-4484\/18\/2\/025201","article-title":"A simple drain current model for Schottky-barrier carbon nanotube field effect transistors","volume":"18","author":"Jimenez","year":"2006","journal-title":"Nanotechnology"},{"key":"2026032901122724100_ref055","first-page":"730","article-title":"Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance","author":"Kang"},{"key":"2026032901122724100_ref056","first-page":"497","article-title":"High-performance symmetric-gate and CMOS compatible Vt symmetric-gate FinFET devices","volume-title":"IEDM","author":"Kedzierski","year":"2001"},{"key":"2026032901122724100_ref057","first-page":"667","article-title":"Transistor performance scaling: The role of virtual source velocity and its mobility dependence","author":"Khakifirooz"},{"key":"2026032901122724100_ref058","first-page":"365","article-title":"CMOS mixed-signal circuit process variation sensitivity characterization for yield improvement","author":"Kim"},{"key":"2026032901122724100_ref059","first-page":"73","article-title":"The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling","author":"Kimizuka"},{"key":"2026032901122724100_ref060","article-title":"Material dependence of hydrogen diffusion: Implication for NBTI degradation","volume-title":"IEDM","author":"Krishnan","year":"2005"},{"key":"2026032901122724100_ref061","first-page":"126","article-title":"High performance 65nm SOI technology with dual stress liner and low capacitance SRAM cell","author":"Leobandung"},{"key":"2026032901122724100_ref062","first-page":"737","article-title":"Characterization and modeling of hysteresis phenomena in high-k dielectrics","author":"Leroux"},{"issue":"11","key":"2026032901122724100_ref063","first-page":"731","article-title":"Comparison of threshold-voltage shifts for uniaxial and biaxial tensile-stressed n-MOSFETs","volume":"25","author":"Lim","year":"2004","journal-title":"TED"},{"key":"2026032901122724100_ref064","article-title":"Modeling of proximity effects in nanometer MOSFET\u2019s","author":"Lin"},{"key":"2026032901122724100_ref065","doi-asserted-by":"crossref","first-page":"823","DOI":"10.1109\/LED.2005.857704","article-title":"High performance dual-gate carbon nanotube FETs with 40-nm gate length","volume":"26","author":"Lin","year":"2005","journal-title":"IEEE Electron Device Letters"},{"key":"2026032901122724100_ref066","first-page":"120","article-title":"Compact modeling of FinFETs featuring in independent-gate operation mode","author":"Lin"},{"key":"2026032901122724100_ref067","first-page":"661","article-title":"High performance and low power transistors integrated in 65nm bulk CMOS technology","author":"Luo"},{"key":"2026032901122724100_ref068","article-title":"Electrical characterization and modeling of negative bias temperature instability in p-MOSFET devices","volume-title":"IRPS","author":"Mahapatra","year":"2006"},{"key":"2026032901122724100_ref069","first-page":"357","article-title":"Statistical modeling for circuit simulation","author":"McAndrew"},{"key":"2026032901122724100_ref070","article-title":"Device correlation: modeling using uncorrelated parameters, characterization using ratios and differences","author":"McAndrew"},{"issue":"1","key":"2026032901122724100_ref071","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/TNANO.2002.1005429","article-title":"Single-walled carbon nanotube electronics","volume":"1","author":"McEuen","year":"2002","journal-title":"IEEE Transactions on Nanotechnology"},{"key":"2026032901122724100_ref072","first-page":"124","article-title":"60nm gate length dual-Vt CMOS for high performance applications","author":"Mehrotra"},{"key":"2026032901122724100_ref073","first-page":"247","article-title":"A 45 nm logic technology with high-k+metal gate transistors, strained Silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging","volume-title":"IEDM","author":"Mistry","year":"2007"},{"issue":"2","key":"2026032901122724100_ref074","doi-asserted-by":"crossref","first-page":"134","DOI":"10.1109\/66.920724","article-title":"Pre-silicon parameter generation methodology using BSIM3 for circuit performance-oriented device optimization","volume":"14","author":"Miyama","year":"2001","journal-title":"IEEE Transactions on Semiconductor Manufacturing"},{"issue":"11","key":"2026032901122724100_ref075","doi-asserted-by":"crossref","first-page":"2216","DOI":"10.1109\/16.333844","article-title":"Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET\u2019s","volume":"41","author":"Mizuno","year":"1994","journal-title":"IEEE Transactions on Electron Devices"},{"key":"2026032901122724100_ref076","first-page":"18","article-title":"Mobility enhancement: The next vector to extend Moore\u2019s law","volume-title":"IEEE Circuits and Devices Magazine","author":"Mohta"},{"issue":"8","key":"2026032901122724100_ref077","first-page":"04\/19","article-title":"Cramming more components onto integrated circuits","volume":"38","author":"Moore","year":"1965","journal-title":"Electronics"},{"key":"2026032901122724100_ref078","doi-asserted-by":"crossref","first-page":"103532","DOI":"10.1063\/1.2369642","article-title":"Mechanics of edge effects in anisotropic thin film\/substrate systems","volume":"100","author":"Murray","year":"2006","journal-title":"Journal of Applied Physics"},{"issue":"2","key":"2026032901122724100_ref079","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1109\/LED.2004.841440","article-title":"Performance comparison between carbon nanotube and copper interconnects for gigascale integration (GSI)","volume":"26","author":"Naeemi","year":"2005","journal-title":"IEEE Electron Device Letters"},{"key":"2026032901122724100_ref080","first-page":"223","article-title":"Modeling and analysis of manufacturing variations","author":"Nassif"},{"key":"2026032901122724100_ref081","first-page":"138","article-title":"The care and feeding of your statistical static timer","author":"Nassif"},{"key":"2026032901122724100_ref082","first-page":"685","article-title":"A 45nm high performance bulk logic platform technology (CMOS6) using ultra high NA(1.07) immersion lithography with hybrid dual-damascene structure and porous low-k BEOL","volume-title":"IEDM","author":"Nii","year":"2006"},{"issue":"7","key":"2026032901122724100_ref083","doi-asserted-by":"crossref","first-page":"4218","DOI":"10.1103\/PhysRevB.51.4218","article-title":"Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si-SiO2 interface","volume":"51","author":"Ogawa","year":"1995","journal-title":"Physical Review B"},{"key":"2026032901122724100_ref084","first-page":"6","article-title":"High performance 30 nm gate bulk CMOS for 45nm node with \u03a3-shaped SiGe-SD","volume-title":"IEDM Technology Digest","author":"Ohta","year":"2005"},{"issue":"1","key":"2026032901122724100_ref085","doi-asserted-by":"crossref","first-page":"156","DOI":"10.1109\/4.896243","article-title":"Efficient generation of pre-silicon MOS model parameters for early circuit design","volume":"36","author":"Orshansky","year":"2001","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"2026032901122724100_ref086","first-page":"69","article-title":"Impact of layout on 90 nm CMOS process parameter fluctuations","author":"Pang"},{"issue":"3","key":"2026032901122724100_ref087","doi-asserted-by":"crossref","first-page":"517","DOI":"10.1021\/nl035258c","article-title":"Electron-phonon scattering in metallic single-walled carbon nanotubes","volume":"4","author":"Park","year":"2004","journal-title":"Nano Letters"},{"key":"2026032901122724100_ref088","doi-asserted-by":"crossref","first-page":"560","DOI":"10.1109\/LED.2005.852523","article-title":"Impact of NBTI on the temporal performance degradation of digital circuits","volume":"26","author":"Paul","year":"2003","journal-title":"EDL"},{"issue":"4","key":"2026032901122724100_ref089","doi-asserted-by":"crossref","first-page":"1050","DOI":"10.1109\/TED.2008.917542","article-title":"Nonuniform mobility-enhancement techniques and their impact on device performance","volume":"55","author":"Payet","year":"2008","journal-title":"TED"},{"key":"2026032901122724100_ref090","first-page":"257","article-title":"NBTI reliability analysis for a 90 nm CMOS technology","volume-title":"ESSDERC","author":"Puchner","year":"2004"},{"key":"2026032901122724100_ref091","first-page":"341","article-title":"Universal recovery behavior of negative bias temperature instability","volume-title":"IEDM","author":"Rangan","year":"2003"},{"key":"2026032901122724100_ref092","volume-title":"Raphael Interconnect Analysis Program Reference Manual","author":"\u00a0"},{"key":"2026032901122724100_ref093","first-page":"89","article-title":"The statistics of NBTI induced vt and \u03b2 mismatch shifts in pmosfets","volume-title":"IEEE Transactions on Device Material Reliability","author":"Rauch","year":"2002"},{"issue":"4","key":"2026032901122724100_ref094","doi-asserted-by":"crossref","first-page":"524","DOI":"10.1109\/TDMR.2007.910437","article-title":"Review and reexamination of reliability effects related to NBTI-induced statistical variations","volume":"7","author":"Rauch","year":"2007","journal-title":"IEEE Transactions on Device and Materials Reliability"},{"issue":"11","key":"2026032901122724100_ref095","doi-asserted-by":"crossref","first-page":"2711","DOI":"10.1109\/TED.2006.883816","article-title":"Carbon nan-otube field-effect transistors for high-performance digital circuits-DC analysis and modeling toward optimum transistor structure","volume":"53","author":"Raychowdhury","year":"2006","journal-title":"IEEE Transactions on Electron Devices"},{"issue":"10","key":"2026032901122724100_ref096","doi-asserted-by":"crossref","first-page":"1411","DOI":"10.1109\/TCAD.2004.835135","article-title":"A circuit-compatible model of ballistic carbon nanotube field-effect transistors","volume":"23","author":"Raychowdhury","year":"2004","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"1","key":"2026032901122724100_ref097","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/TCAD.2005.853702","article-title":"Modeling of metallic carbon-nanotube interconnects for circuit simulations and a comparison with Cu interconnects for scaled technologies","volume":"25","author":"Raychowdhury","year":"2006","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2026032901122724100_ref098","first-page":"248","article-title":"Impact of negative bias temperature instability on digital circuit reliability","volume-title":"IRPS","author":"Reddy","year":"2002"},{"key":"2026032901122724100_ref099","first-page":"563","article-title":"A sub-0.18 \u03bcm gate length CMOS technology for high performance (1.5 V) and low power (1.0 V)","volume-title":"IEDM Technical Digest","author":"Rodder","year":"1996"},{"key":"2026032901122724100_ref100","first-page":"223","article-title":"A 0.10\u03bc gate length CMOS technology with 30\u00c5 gate dielectric for 1.0V-1.5V applications","volume-title":"IEDM Technical Digest","author":"Rodder","year":"1997"},{"key":"2026032901122724100_ref101","first-page":"623","article-title":"A 1.2 V, 0.1 \u03bcm gate length CMOS technology: Design and process issues","volume-title":"IEDM Technical Digest","author":"Rodder","year":"1998"},{"key":"2026032901122724100_ref102","first-page":"274","article-title":"Impact of NBTI induced statistical variation to SRAM cell stability","author":"Rosa"},{"issue":"1","key":"2026032901122724100_ref103","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1063\/1.1567461","article-title":"Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing","volume":"94","author":"Schroder","year":"2003","journal-title":"Journal of Applied Physics"},{"key":"2026032901122724100_ref104","first-page":"827","article-title":"NMOS drive current reduction caused by transistor layout and trench isolation induced stress","author":"Scott"},{"key":"2026032901122724100_ref105","volume-title":"Physics of future very large-sclae integration (VLSI) MOSFETs","author":"Sinitsky","year":"1997"},{"issue":"9","key":"2026032901122724100_ref106","doi-asserted-by":"crossref","first-page":"2168","DOI":"10.1109\/TED.2006.880165","article-title":"Modeling of variation in submicrometer CMOS ULSI technologies","volume":"53","author":"Springer","year":"2006","journal-title":"IEEE Transactions on Electron Devices"},{"key":"2026032901122724100_ref107","first-page":"245","article-title":"A scaleable model for STI mechanical stress effect on layout dependence of MOS electrical characteristics","volume-title":"CICC","author":"Su","year":"2003"},{"key":"2026032901122724100_ref108","article-title":"Taurus Medici Manual","year":"2006"},{"key":"2026032901122724100_ref109","article-title":"Taurus Tsuprem\u2193 Manual","year":"2005"},{"key":"2026032901122724100_ref110","first-page":"257","article-title":"An enhanced 130nm generation logic technology featuring 60 nm transistors optimized for high performance and low power at 0.7-1.4 V","volume-title":"IEDM Technical Digest","author":"Thompson","year":"2001"},{"key":"2026032901122724100_ref111","first-page":"567","article-title":"A 130nm generation logic technology featuring 70nm transistors dual Vt transistors and 6 layers of Cu interconnects","volume-title":"IEDM Technical Digest","author":"Tyagi","year":"2000"},{"key":"2026032901122724100_ref112","first-page":"353","article-title":"Predictive BSIM3v3 modeling for the 0.15-0.18 \u03bcm CMOS technology node: A process DOE based approach","volume-title":"IEDM Technical Digest","author":"Vasanth","year":"1999"},{"key":"2026032901122724100_ref113","first-page":"1047","article-title":"Modeling and minimization of PMOS NBTI effect for robust nanometer design","author":"Vattikonda"},{"key":"2026032901122724100_ref114","volume-title":"BSIM SOI Manual","author":"Wan","year":"2003"},{"issue":"4","key":"2026032901122724100_ref115","doi-asserted-by":"crossref","first-page":"509","DOI":"10.1109\/TDMR.2007.910130","article-title":"Compact modeling and simulation of circuit reliability for 65nm CMOS technology","volume":"7","author":"Wang","year":"2007","journal-title":"IEEE Transactions on Device and Materials Reliability"},{"key":"2026032901122724100_ref116","first-page":"13","article-title":"Statistical prediction of circuit aging under process variations","author":"Wang"},{"key":"2026032901122724100_ref117","first-page":"364","article-title":"The impact of NBTI on the performance of combinational and sequential circuits","author":"Wang"},{"issue":"10","key":"2026032901122724100_ref118","doi-asserted-by":"crossref","first-page":"1742","DOI":"10.1109\/16.536820","article-title":"A Comparative Study of Advanced MOSFET Concepts","volume":"43","author":"Wann","year":"1996","journal-title":"IEEE Transactions on Electron Devices"},{"issue":"3","key":"2026032901122724100_ref119","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1109\/55.285389","article-title":"Electron mobility enhancement in strained-Si n-type metal-oxide semiconductor field-effect transistors","volume":"15","author":"Welser","year":"1994","journal-title":"IEEE Electron Device Letters"},{"key":"2026032901122724100_ref120","article-title":"A Circuit-compatible SPICE Model for Enhancement Mode Carbon Nanotube Field Effect Transistors","author":"Wong"},{"key":"2026032901122724100_ref121","first-page":"651","article-title":"Carbon nanotube transistor circuits: Models and tools for design and performance optimization","volume-title":"ICCAD","author":"Wong","year":"2006"},{"key":"2026032901122724100_ref122","first-page":"65","article-title":"A 90-nm CMOS device technology with high-speed, generalpurpose, and low-leakage transistors for system on chip applications","volume-title":"IEDM Technical Digest","author":"Wu","year":"2002"},{"key":"2026032901122724100_ref123","first-page":"104","article-title":"35nm CMOS FinFETs","author":"Yang"},{"issue":"10","key":"2026032901122724100_ref124","doi-asserted-by":"crossref","first-page":"1123","DOI":"10.1109\/43.62736","article-title":"A universal MOSFET mobility degradation model for circuit simulation","volume":"9","author":"Yeric","year":"1990","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"2026032901122724100_ref125","first-page":"563","article-title":"A 0.13\u03bcm CMOS technology with 193nm lithograghy and Cu\/low-k for high performance applications","volume-title":"IEDM Technical Digest","author":"Young","year":"2000"},{"key":"2026032901122724100_ref126","first-page":"1","article-title":"Carbon nanotubes: From growth, placement and assembly control to 60mV\/decade and Sub-60 mV\/decade tunnel transistors","volume-title":"IEDM","author":"Zhang","year":"2006"},{"issue":"2","key":"2026032901122724100_ref127","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1109\/TED.2004.842716","article-title":"On the threshold voltage of strained-Si-Si1-xGex MOSFETs","volume":"52","author":"Zhang","year":"2005","journal-title":"TED"},{"issue":"11","key":"2026032901122724100_ref128","doi-asserted-by":"crossref","first-page":"2816","DOI":"10.1109\/TED.2006.884077","article-title":"New generation of predictive technology model for sub-45 nm early design exploration","volume":"53","author":"Zhao","year":"2006","journal-title":"IEEE Transactions on Electron Devices"},{"issue":"1","key":"2026032901122724100_ref129","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1229175.1229176","article-title":"Predictive technology model for nano-CMOS design exploration","volume":"3","author":"Zhao","year":"2007","journal-title":"ACM Journal on Emerging Technologies in Computing Systems"},{"key":"2026032901122724100_ref130","first-page":"TA4-03","article-title":"Predictive technology modeling for 32 nm low power design","volume-title":"ISDRS","author":"Zhao","year":"2007"},{"issue":"1","key":"2026032901122724100_ref131","doi-asserted-by":"crossref","first-page":"196","DOI":"10.1109\/TSM.2008.2011182","article-title":"Rigorous extraction of process variations for 65 nm CMOS design","volume":"22","author":"Zhao","year":"2009","journal-title":"IEEE Transactions on Semiconductor Manufacturing"},{"key":"2026032901122724100_ref132","first-page":"113","article-title":"Mechanism of dynamic NBTI of pMOSFETs","volume-title":"IRW","author":"Zhu","year":"2004"}],"container-title":["Foundations and Trends\u00ae in Electronic Design Automation"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.emerald.com\/fteda\/article-pdf\/3\/4\/305\/10912382\/1000000012en.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/www.emerald.com\/fteda\/article-pdf\/3\/4\/305\/10912382\/1000000012en.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T14:13:40Z","timestamp":1777472020000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.emerald.com\/fteda\/article\/3\/4\/305\/1321553\/The-Predictive-Technology-Model-in-the-Late"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1,12]]},"references-count":132,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2010,1,12]]}},"URL":"https:\/\/doi.org\/10.1561\/1000000012","relation":{},"ISSN":["1551-3939","1551-3947"],"issn-type":[{"value":"1551-3939","type":"print"},{"value":"1551-3947","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,1,12]]}}}