{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T22:36:03Z","timestamp":1777761363206,"version":"3.51.4"},"reference-count":142,"publisher":"Emerald","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5,4]]},"abstract":"<jats:p>This monograph surveys key research challenges and recent results of manufacturability aware routing in nanometer VLSI designs. The manufacturing challenges have their root causes from various integrated circuit (IC) manufacturing processes and steps, e.g., deep sub-wavelength lithography, random defects, via voids, chemical-mechanical polishing, and antenna effects. They may result in both functional and parametric yield losses. The manufacturability aware routing can be performed at different routing stages including global routing, track routing, and detail routing, guided by both manufacturing process models and manufacturing-friendly rules. The manufacturability\/yield optimization can be performed through both correct-by-construction (i.e., optimization during routing) and construct-by-correction (i.e., post-routing optimization). This monograph will provide a holistic view of key design for manufacturability issues in nanometer VLSI routing.<\/jats:p>","DOI":"10.1561\/1000000015","type":"journal-article","created":{"date-parts":[[2010,5,11]],"date-time":"2010-05-11T08:55:34Z","timestamp":1273568134000},"page":"1-97","source":"Crossref","is-referenced-by-count":17,"title":["Manufacturability Aware Routing in Nanometer VLSI"],"prefix":"10.1108","volume":"4","author":[{"given":"David Z.","family":"Pan","sequence":"first","affiliation":[{"name":"University of Texas, ECE Dept., Austin, TX 78712,","place":["USA"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minsik","family":"Cho","sequence":"additional","affiliation":[{"name":"IBM Research, Logic and Synthesis Dept., Yorktown Heights, NY 10598,","place":["USA"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kun","family":"Yuan","sequence":"additional","affiliation":[{"name":"University of Texas, ECE Dept., Austin, TX 78712,","place":["USA"]}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"140","published-online":{"date-parts":[[2010,5,4]]},"reference":[{"key":"2026032901123330100_ref001","doi-asserted-by":"crossref","article-title":"Targeted layout modifications for semiconductor yield\/reliability enhancement","author":"Allan","DOI":"10.1109\/TSM.2004.835727"},{"key":"2026032901123330100_ref002","article-title":"Double pattern EDA solutions for 32 nm HP and beyond","author":"Bailey"},{"key":"2026032901123330100_ref003","article-title":"Enhanced network flow algorithm for yield optimization","author":"Bamji"},{"key":"2026032901123330100_ref004","doi-asserted-by":"crossref","article-title":"Track assignment: A desirable intermediate step between global routing and detailed routing","author":"Batterywala","DOI":"10.1145\/774572.774581"},{"key":"2026032901123330100_ref005","doi-asserted-by":"crossref","article-title":"Optimal phase conflict removal for layout of dark field alternating phase shifting masks","author":"Berman","DOI":"10.1145\/299996.300037"},{"key":"2026032901123330100_ref006","doi-asserted-by":"crossref","article-title":"Yield improvement by local wiring redundancy","author":"Bickford","DOI":"10.1109\/ISQED.2006.148"},{"key":"2026032901123330100_ref007","doi-asserted-by":"crossref","article-title":"Yield improvement by local wiring redundancy","author":"Bickford","DOI":"10.1109\/ISQED.2006.148"},{"key":"2026032901123330100_ref008","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9781139644181","volume-title":"Principles of Optics: Electromagnetic Theory of Propagation, Interference and Diffraction of Light","author":"Born","year":"1999","edition":"7th"},{"key":"2026032901123330100_ref009","article-title":"Mentor Graphics Corp.","author":"CALIBRE"},{"key":"2026032901123330100_ref010","doi-asserted-by":"crossref","article-title":"How to consider shorts and guarantee yield rate improvement for redundant wire insertion","author":"Chang","DOI":"10.1145\/1687399.1687407"},{"key":"2026032901123330100_ref011","doi-asserted-by":"crossref","article-title":"Novel full-chip gridless routing considering double-via insertion","author":"Chen","DOI":"10.1145\/1146909.1147101"},{"key":"2026032901123330100_ref012","doi-asserted-by":"crossref","first-page":"193","DOI":"10.1109\/TCAD.2008.2009156","article-title":"A novel wire-density-driven full-chip routing system for CMP variation control","volume":"28","author":"Chen","year":"2009","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2026032901123330100_ref013","doi-asserted-by":"crossref","article-title":"Fixing antenna problem by dynamic diode dropping and jumper insertion","author":"Chen","DOI":"10.1109\/ISQED.2000.838883"},{"key":"2026032901123330100_ref014","article-title":"Routability-driven and optical proximity correction-aware multilevel full-chip gridless routing","volume":"26","author":"Chen","year":"2007","journal-title":"IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2026032901123330100_ref015","doi-asserted-by":"crossref","article-title":"A novel framework for multilevel full-chip gridless routing","author":"Chen","DOI":"10.1145\/1118299.1118448"},{"key":"2026032901123330100_ref016","doi-asserted-by":"crossref","first-page":"2145","DOI":"10.1109\/TCAD.2008.2006148","article-title":"Metal-density driven placement for CMP variation and routability","volume":"27","author":"Chen","year":"2008","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2026032901123330100_ref017","first-page":"510","article-title":"Predictive formulae for OPC with applications to lithography-friendly routing","author":"Chen"},{"key":"2026032901123330100_ref018","article-title":"Layer reassignment for antenna effect minimization in 3-layer channel routing","author":"Chen"},{"key":"2026032901123330100_ref019","article-title":"Layer reassignment for antenna effect minimization in 3-layer channel routing","author":"Chen"},{"issue":"11","key":"2026032901123330100_ref020","doi-asserted-by":"crossref","first-page":"1253","DOI":"10.1109\/12.736440","article-title":"Fast approximation algorithms on Maxcut, k-coloring, and k-color ordering for VLSI applications","volume":"47","author":"Cho","year":"1998","journal-title":"IEEE Transactions on Computers"},{"key":"2026032901123330100_ref021","article-title":"Double patterning technology friendly detailed routing","author":"Cho"},{"key":"2026032901123330100_ref022","article-title":"BoxRouter 2.0: Architecture and implementation of a hybrid and robust global router","author":"Cho"},{"key":"2026032901123330100_ref023","first-page":"2130","article-title":"BoxRouter: A new global router based on box expansion and progressive ILP","volume-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","author":"Cho","year":"2007"},{"key":"2026032901123330100_ref024","article-title":"Wire density driven global routing for CMP variation and timing","author":"Cho"},{"key":"2026032901123330100_ref025","doi-asserted-by":"crossref","first-page":"872","DOI":"10.1109\/TCAD.2008.917589","article-title":"TROY: Track routing and optimization for yield","volume":"27","author":"Cho","year":"2008","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"7","key":"2026032901123330100_ref026","doi-asserted-by":"crossref","first-page":"1006","DOI":"10.1109\/TCAD.2009.2018876","article-title":"ELIAD: Efficient lithography aware detailed routing algorithm with compact and macro post-OPC printability prediction","volume":"28","author":"Cho","year":"2009","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2026032901123330100_ref027","doi-asserted-by":"crossref","article-title":"Via-depletion electromigration in copper interconnects","author":"Christiansen","DOI":"10.1109\/IRWS.2005.1609555"},{"key":"2026032901123330100_ref028","volume-title":"Fast optical and process proximity correction algorithms for integrated circuit manufacturing","author":"Cobb","year":"1998"},{"key":"2026032901123330100_ref029","article-title":"Advanced routing techniques for nanometer IC designs","author":"Cong"},{"key":"2026032901123330100_ref030","doi-asserted-by":"crossref","article-title":"DUNE: A multi-layer gridless routing system with wire planning","author":"Cong","DOI":"10.1145\/332357.332367"},{"key":"2026032901123330100_ref031","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1109\/TVLSI.2002.808461","article-title":"Prelayout interconnect yield prediction","volume":"11","author":"Cristie","year":"2003","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"2026032901123330100_ref032","doi-asserted-by":"crossref","article-title":"A DFM aware, space based router","author":"Cross","DOI":"10.1145\/1231996.1232034"},{"key":"2026032901123330100_ref033","article-title":"Double patterning design split implementation and validation for the 32 nm node","author":"Drapeau"},{"key":"2026032901123330100_ref034","doi-asserted-by":"crossref","article-title":"Double patterning design split implementation and validation for the 32nm node","author":"Drapeau","DOI":"10.1117\/12.712139"},{"key":"2026032901123330100_ref035","article-title":"A new global router for modern designs","author":"Gao"},{"key":"2026032901123330100_ref036","article-title":"Enhancing double-patterning detailed routing with lazy coloring and within-path conflict avoidance","author":"Gao"},{"key":"2026032901123330100_ref037","volume-title":"Chip-scale modeling of pattern dependencies in copper chemical mechanical polishing process","author":"Gbondo-Tugbawa","year":"2002"},{"key":"2026032901123330100_ref038","doi-asserted-by":"crossref","first-page":"329","DOI":"10.1109\/TSM.2009.2024821","article-title":"Random yield prediction based on a stochastic layout sensitivity model","volume":"2","author":"Ghaida","year":"2009","journal-title":"IEEE Transactions on Semiconductor Manufacturing"},{"key":"2026032901123330100_ref039","doi-asserted-by":"crossref","first-page":"265","DOI":"10.1109\/66.97808","article-title":"Defect size distribution in VLSI chips","volume":"4","author":"Glang","year":"1991","journal-title":"IEEE Transactions on Semiconductor Manufacturing"},{"key":"2026032901123330100_ref040","doi-asserted-by":"crossref","article-title":"Self-compensating design for focus variation","author":"Gupta","DOI":"10.1109\/DAC.2005.193835"},{"key":"2026032901123330100_ref041","article-title":"Detailed placement for improved depth of focus and CD control","author":"Gupta"},{"key":"2026032901123330100_ref042","article-title":"Design of integrated-circuit interconnects with accurate modeling of CMP","author":"He"},{"key":"2026032901123330100_ref043","doi-asserted-by":"crossref","article-title":"Multilevel routing with antenna avoidance","author":"Ho","DOI":"10.1145\/981066.981074"},{"key":"2026032901123330100_ref044","unstructured":"http:\/\/web.mit.edu\/cmp."},{"key":"2026032901123330100_ref045","unstructured":"http:\/\/www.cadence.com\/products\/mfg\/cmp-predictor."},{"key":"2026032901123330100_ref046","doi-asserted-by":"crossref","article-title":"Pattern sensitive placement for manufacturability","author":"Hu","DOI":"10.1145\/1231996.1232004"},{"key":"2026032901123330100_ref047","article-title":"Optical proximity correction (OPC)-friendly maze routing","author":"Huang"},{"key":"2026032901123330100_ref048","doi-asserted-by":"crossref","first-page":"141","DOI":"10.1109\/TCAD.2003.819888","article-title":"A polynomial time-optimal diode insertion\/routing algorithm for fixing antenna problem","volume":"23","author":"Huang","year":"2004","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2026032901123330100_ref049","article-title":"Process results using automatic pitch decomposition and double patterning technology (DPT) at k1eff &lt; 0.20","author":"Huckabay"},{"key":"2026032901123330100_ref050","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1109\/66.382282","article-title":"Routing for reliable manufacturing","volume":"8","author":"Huijbregtz","year":"1995","journal-title":"IEEE Transactions on Semiconductor Manufacturing"},{"key":"2026032901123330100_ref051","doi-asserted-by":"crossref","article-title":"Exact wiring fault minimization via comprehensive layout synthesis for CMOS logic cells","author":"Iizuka","DOI":"10.1109\/ISQED.2004.1283703"},{"key":"2026032901123330100_ref052","doi-asserted-by":"crossref","first-page":"2710","DOI":"10.1109\/TED.2005.859612","article-title":"Scaling analysis of multilevel interconnect temperatures for high-performance ICs","volume":"52","author":"Im","year":"2005","journal-title":"IEEE Transactions on Electron Devices"},{"key":"2026032901123330100_ref053","article-title":"Decomposition difficulty analysis for double patterning and the impact on photomask manufacturabil-ity","author":"Inazuki"},{"key":"2026032901123330100_ref054","doi-asserted-by":"crossref","article-title":"Full-chip routing system for reducing Cu CMP & ECP variation","author":"Jia","DOI":"10.1145\/1404371.1404386"},{"key":"2026032901123330100_ref055","article-title":"An optimal simultaneous diode\/jumper insertion algorithm for antenna fixing","author":"Jiang"},{"key":"2026032901123330100_ref056","article-title":"Key directions and a roadmap for electrical design for man-ufacturability","author":"Kahng"},{"key":"2026032901123330100_ref057","article-title":"Non-tree routing for reliability and yield improvement","author":"Kahng"},{"key":"2026032901123330100_ref058","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1109\/TCAD.2007.907061","article-title":"CMP fill synthesis: A survey of recent practice","volume":"27","author":"Kahng","year":"2008","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2026032901123330100_ref059","doi-asserted-by":"crossref","first-page":"777","DOI":"10.1109\/TCAD.2002.1013891","article-title":"Pattern routing: Use and theory for increasing predictability and avoiding coupling","volume":"21","author":"Kastner","year":"2002","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2026032901123330100_ref060","doi-asserted-by":"crossref","article-title":"Model-assisted routing for improved lithography robustness","author":"Kong","DOI":"10.1117\/12.717055"},{"key":"2026032901123330100_ref061","doi-asserted-by":"crossref","article-title":"Should yield be a Design objective?","author":"Koren","DOI":"10.1109\/ISQED.2000.838863"},{"key":"2026032901123330100_ref062","article-title":"Lithography challenges and solution for 32 nm node and beyond","author":"Ku"},{"key":"2026032901123330100_ref063","doi-asserted-by":"crossref","first-page":"1303","DOI":"10.1109\/43.240078","article-title":"YOR: A yield-optimizing routing algorithm by minimizing critical areas and vias","volume":"12","author":"Kuo","year":"1993","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2026032901123330100_ref064","doi-asserted-by":"crossref","first-page":"G41","DOI":"10.1149\/1.1420708","article-title":"Evolution of copper-oxide damascene structures in chemical mechanical polishing, \u2014 Copper dishing and oxide erosion","volume":"149","author":"Lai","year":"2002","journal-title":"Journal of The Electrochemical Society"},{"key":"2026032901123330100_ref065","doi-asserted-by":"crossref","DOI":"10.1109\/TSM.2003.818956","article-title":"Electrical characterization of the copper CMP process and derivation of metal layout rules","volume-title":"IEEE Transactions on Semiconductor Manufacturing","author":"Lakshminarayanan"},{"key":"2026032901123330100_ref066","doi-asserted-by":"crossref","first-page":"668","DOI":"10.1109\/TSM.2003.818956","article-title":"Electrical characterization of the copper CMP process and derivation of metal layout rules","volume":"16","author":"Lakshminarayanan","year":"2003","journal-title":"IEEE Transactions on Semiconductor Manufacturing"},{"key":"2026032901123330100_ref067","doi-asserted-by":"crossref","article-title":"Optimal post-routing redundant via insertion","author":"Lee","DOI":"10.1145\/1353629.1353656"},{"key":"2026032901123330100_ref068","doi-asserted-by":"crossref","article-title":"Redundant via insertion with wire bending","author":"Lee","DOI":"10.1145\/1514932.1514960"},{"key":"2026032901123330100_ref069","doi-asserted-by":"crossref","article-title":"Post-routing redundant via insertion for yield\/reliability improvement","author":"Lee","DOI":"10.1145\/1118299.1118376"},{"key":"2026032901123330100_ref070","article-title":"Post-routing redundant via insertion and line end extension with via density consideration","author":"Lee"},{"key":"2026032901123330100_ref071","article-title":"LEF\/DEF Reference Manual","author":"\u00a0"},{"key":"2026032901123330100_ref072","doi-asserted-by":"crossref","article-title":"Post-routing redundant via insertion with wire spreading capability","author":"Lei","DOI":"10.1109\/ASPDAC.2009.4796524"},{"key":"2026032901123330100_ref073","first-page":"118","article-title":"Advanced routing in changing technology landscape","author":"Leung"},{"key":"2026032901123330100_ref074","doi-asserted-by":"crossref","article-title":"Advanced routing in changing technology landscape","author":"Leung","DOI":"10.1145\/640000.640027"},{"key":"2026032901123330100_ref075","article-title":"Subgrid Detailed Routing","author":"Leung","year":"2003"},{"key":"2026032901123330100_ref076","first-page":"23","article-title":"Resolution enhancement techniques in optical lithography: It\u2019s not just a mask problem","author":"Liebmann"},{"key":"2026032901123330100_ref077","doi-asserted-by":"crossref","article-title":"Layout impact of resolution enhancement techniques: Impediment or opportunity?","author":"Liebmann","DOI":"10.1145\/640000.640026"},{"key":"2026032901123330100_ref078","doi-asserted-by":"crossref","article-title":"Dead via minimization by simultaneous routing and redundant via insertion","author":"Lin","DOI":"10.1109\/ASPDAC.2010.5419806"},{"key":"2026032901123330100_ref079","doi-asserted-by":"crossref","article-title":"Interactions of double patterning technology with wafer processing, OPC and design flows","author":"Lucas","DOI":"10.1117\/12.778267"},{"key":"2026032901123330100_ref080","doi-asserted-by":"crossref","article-title":"Yield-preferred via insertion based on novel geotopological technology","author":"Luo","DOI":"10.1145\/1118299.1118469"},{"key":"2026032901123330100_ref081","doi-asserted-by":"crossref","first-page":"166","DOI":"10.1109\/TCAD.1985.1270112","article-title":"Modeling of lithography related yield losses for CAD of VLSI circuits","volume":"4","author":"Maly","year":"1985","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2026032901123330100_ref082","doi-asserted-by":"crossref","article-title":"Detection of an antenna effect in VLSI designs","author":"Maly","DOI":"10.1109\/DFTVS.1996.571999"},{"key":"2026032901123330100_ref083","doi-asserted-by":"crossref","article-title":"Phase correct routing for alternating phase shift masks","author":"McCullen","DOI":"10.1145\/996566.996659"},{"key":"2026032901123330100_ref084","doi-asserted-by":"crossref","article-title":"Redundant via insertion in restricted topology layout","author":"McCullen","DOI":"10.1109\/ISQED.2007.138"},{"key":"2026032901123330100_ref085","volume-title":"Introduction to VLSI Systems","author":"Mead","year":"1980"},{"key":"2026032901123330100_ref086","doi-asserted-by":"crossref","article-title":"RADAR: RET-aware detailed routing using fast lithography simulations","author":"Mitra","DOI":"10.1145\/1065579.1065678"},{"key":"2026032901123330100_ref087","first-page":"148","article-title":"The coming of age of (Academic) global routing","author":"Moffitt"},{"key":"2026032901123330100_ref088","article-title":"Optimizing yield in global routing","author":"Muller"},{"key":"2026032901123330100_ref089","doi-asserted-by":"crossref","article-title":"Logic synthesis for manufacturability","author":"Nardi","DOI":"10.1109\/MDT.2004.15"},{"key":"2026032901123330100_ref090","article-title":"A mechanical model for erosion in copper chemical mechanical polishing","author":"Noh"},{"key":"2026032901123330100_ref091","article-title":"ARCHER: A history-driven global routing algorithm","author":"Ozdal"},{"key":"2026032901123330100_ref092","doi-asserted-by":"crossref","article-title":"Lithography friendly routing: From construct-by-correction to correct-by-construction","author":"Pan","DOI":"10.1145\/1404371.1404380"},{"key":"2026032901123330100_ref093","doi-asserted-by":"crossref","article-title":"Manufacturability-aware physical layout optimizations","author":"Pan","DOI":"10.1109\/ICICDT.2005.1502616"},{"key":"2026032901123330100_ref094","doi-asserted-by":"crossref","article-title":"FastRoute: A step to integrate global routing into placement","author":"Pan","DOI":"10.1145\/1233501.1233596"},{"key":"2026032901123330100_ref095","doi-asserted-by":"crossref","first-page":"463","DOI":"10.1109\/43.752929","article-title":"Critical area computation via voronoi diagrams","volume":"18","author":"Papadopoulou","year":"1999","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2026032901123330100_ref096","doi-asserted-by":"crossref","article-title":"Application challenges with double patterning technology (DPT) beyond 45 nm","author":"Park","DOI":"10.1117\/12.692921"},{"key":"2026032901123330100_ref097","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/66.554485","article-title":"Exploiting structure in fast aerial image computation for integrated circuit patterns","volume":"10","author":"Pati","year":"1997","journal-title":"IEEE Transactions on Semiconductor Manufacturing"},{"key":"2026032901123330100_ref098","first-page":"15","article-title":"Lithographic technologies that haven\u2019t (yet) made it: Lessons learned (Plenary Paper)","author":"Pease"},{"key":"2026032901123330100_ref099","article-title":"DTR: A defect-tolerant routing algorithm","author":"Pitaksanonku"},{"key":"2026032901123330100_ref100","article-title":"Design and CAD challenges for 45 nm and beyond","author":"Puri"},{"key":"2026032901123330100_ref101","article-title":"Emerging technologies: Measurement and characterization of pattern dependent process variations of interconnect resistance, capacitance and inductance in nanometer technologies","author":"Qi"},{"key":"2026032901123330100_ref102","article-title":"Concurrent wire spreading, widening, and filling","author":"Rizzo"},{"key":"2026032901123330100_ref103","first-page":"1066","article-title":"High-performance routing at the nanometer scale","volume-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","author":"Roy","year":"2008"},{"key":"2026032901123330100_ref104","doi-asserted-by":"crossref","article-title":"Post-decomposition assessment of double patterning layouts","author":"Rubinstein","DOI":"10.1117\/12.772891"},{"key":"2026032901123330100_ref105","doi-asserted-by":"crossref","article-title":"A gridless router for industrial design rules","author":"Schiele","DOI":"10.1145\/123186.123422"},{"key":"2026032901123330100_ref106","unstructured":"Semiconductor Industry Association\n          , International Technology Roadmap for Semiconductors. 2009. http:\/\/public.itrs.net\/."},{"key":"2026032901123330100_ref107","article-title":"Double patterning technology: Process-window analysis in a many-dimensional space","author":"Sezginer"},{"key":"2026032901123330100_ref108","doi-asserted-by":"crossref","article-title":"DFM based detailed routing algorithm for ECP and CMP","author":"Shen","DOI":"10.1109\/ISQED.2008.4479756"},{"key":"2026032901123330100_ref109","doi-asserted-by":"crossref","article-title":"A new rip-up and reroute algorithm for very large scale gate arrays","author":"Shirota","DOI":"10.1109\/CICC.1996.510536"},{"key":"2026032901123330100_ref110","doi-asserted-by":"crossref","article-title":"A new router for reducing antenna effect in ASIC design","author":"Shirota","DOI":"10.1109\/CICC.1998.695049"},{"key":"2026032901123330100_ref111","doi-asserted-by":"crossref","article-title":"Model based layout pattern dependent metal filling algorithm for improved chip surface uniformity in the copper process","author":"Sinha","DOI":"10.1109\/ASPDAC.2007.357783"},{"key":"2026032901123330100_ref112","doi-asserted-by":"crossref","article-title":"A new flexible algorithm for random yield improvement","author":"Sinha","DOI":"10.1109\/ISQED.2007.18"},{"key":"2026032901123330100_ref113","first-page":"1","article-title":"Full-chip lithography simulation and design analysis: How OPC is changing IC design","author":"Spence"},{"key":"2026032901123330100_ref114","doi-asserted-by":"crossref","article-title":"An exact jumper insertion algorithm for antenna effect avoidance\/fixing","author":"Su","DOI":"10.1145\/1065579.1065664"},{"key":"2026032901123330100_ref115","doi-asserted-by":"crossref","article-title":"An exact jumper-insertion algorithm for antenna violation avoidance\/fixing considering routing obstacles","author":"Su","DOI":"10.1109\/TCAD.2007.892338"},{"key":"2026032901123330100_ref116","doi-asserted-by":"crossref","article-title":"An optimal jumper-insertion algorithm for antenna avoidance\/fixing","author":"Su","DOI":"10.1109\/TCAD.2007.896307"},{"key":"2026032901123330100_ref117","doi-asserted-by":"crossref","article-title":"An optimal jumper insertion algorithm for antenna avoidance\/fixing on general routing trees with obstacles","author":"Su","DOI":"10.1145\/1123008.1123021"},{"key":"2026032901123330100_ref118","doi-asserted-by":"crossref","article-title":"Post-route optimization for improved yield using a rubber-band wiring model","author":"Su","DOI":"10.1109\/ICCAD.1997.643615"},{"key":"2026032901123330100_ref119","first-page":"700","article-title":"Post route optimization for improved yield using a rubber-band wiring model","author":"Su"},{"key":"2026032901123330100_ref120","article-title":"Taiwan Semiconductor Manufacturing Company (TSMC)","author":"\u00a0"},{"key":"2026032901123330100_ref121","article-title":"An MILP-based wire spreading algorithm for PSM-aware layout modification","author":"Tasi"},{"key":"2026032901123330100_ref122","doi-asserted-by":"crossref","first-page":"902","DOI":"10.1109\/43.931037","article-title":"Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability","volume":"20","author":"Tian","year":"2001","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2026032901123330100_ref123","doi-asserted-by":"crossref","article-title":"An automatic optical-simulation-based lithography hotspot fix flow for post-route optimization","author":"Tong","DOI":"10.1145\/1514932.1514959"},{"key":"2026032901123330100_ref124","article-title":"X-clock tree construction for antenna avoidance","author":"Tsai"},{"key":"2026032901123330100_ref125","article-title":"Optimal jumper insertion for antenna avoidance under ratio upperbound","author":"Wang"},{"key":"2026032901123330100_ref126","doi-asserted-by":"crossref","article-title":"Efficient and optimal post-layout double-cut via insertion by network relaxation and min-cost maximum flow","author":"Wei","DOI":"10.1145\/1366110.1366195"},{"key":"2026032901123330100_ref127","article-title":"Global routing: Metrics, benchmarks, and tools","author":"Westra"},{"key":"2026032901123330100_ref128","doi-asserted-by":"crossref","article-title":"Split and design guidelines for double patterning","author":"Wiaux","DOI":"10.1117\/12.774104"},{"key":"2026032901123330100_ref129","doi-asserted-by":"crossref","DOI":"10.1109\/MM.2003.1196111","article-title":"Microlithography: Trends, challenges, solutions, and their impact on design","volume-title":"IEEE Micro","author":"Wong"},{"key":"2026032901123330100_ref130","doi-asserted-by":"crossref","article-title":"Coupling aware timing optimization and antenna avoidance in layer assignment","author":"Wu","DOI":"10.1145\/1055137.1055144"},{"key":"2026032901123330100_ref131","doi-asserted-by":"crossref","first-page":"734","DOI":"10.1109\/TCAD.2006.870061","article-title":"Antenna avoidance in layer assignment","volume":"25","author":"Wu","year":"2006","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2026032901123330100_ref132","doi-asserted-by":"crossref","article-title":"Maze routing with OPC consideration","author":"Wu","DOI":"10.1145\/1120725.1120804"},{"key":"2026032901123330100_ref133","doi-asserted-by":"crossref","first-page":"633","DOI":"10.1109\/TCAD.2008.917963","article-title":"Fast dummy-fill density analysis with coupling constraints","volume":"27","author":"Xiang","year":"2008","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2026032901123330100_ref134","doi-asserted-by":"crossref","article-title":"CMP aware shuttle mask floorplanning","author":"Xu","DOI":"10.1145\/1120725.1120836"},{"key":"2026032901123330100_ref135","article-title":"Accurate detection for process-hotspots with vias and incomplete specification","author":"Xu"},{"key":"2026032901123330100_ref136","doi-asserted-by":"crossref","article-title":"Redundant wire insertion for yield improvement","author":"Yan","DOI":"10.1145\/1531542.1531635"},{"key":"2026032901123330100_ref137","article-title":"Improved multilevel routing with redundant via placement for yield improvement","author":"Yao"},{"key":"2026032901123330100_ref138","article-title":"Efficient process-hotspot detection using range pattern matching","author":"Yao"},{"key":"2026032901123330100_ref139","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/TCAD.1982.1269993","article-title":"Efficient algorithms for channel routing","volume":"1","author":"Yoshimura","year":"1982","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2026032901123330100_ref140","doi-asserted-by":"crossref","article-title":"Process variation aware OPC with variational lithography modeling","author":"Yu","DOI":"10.1145\/1146909.1147108"},{"key":"2026032901123330100_ref141","doi-asserted-by":"crossref","article-title":"Double patterning lithography friendly detailed routing with redundant via consideration","author":"Yuan","DOI":"10.1145\/1629911.1629930"},{"key":"2026032901123330100_ref142","doi-asserted-by":"crossref","article-title":"Impact of interconnect pattern density information on a 90 nm technology ASIC design flow","author":"Zarkesh-Ha","DOI":"10.1109\/ISQED.2003.1194767"}],"container-title":["Foundations and Trends\u00ae in Electronic Design Automation"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.emerald.com\/fteda\/article-pdf\/4\/1\/1\/10912449\/1000000015en.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/www.emerald.com\/fteda\/article-pdf\/4\/1\/1\/10912449\/1000000015en.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T14:13:41Z","timestamp":1777472021000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.emerald.com\/fteda\/article\/4\/1\/1\/1321554\/Manufacturability-Aware-Routing-in-Nanometer-VLSI"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5,4]]},"references-count":142,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2010,5,4]]}},"URL":"https:\/\/doi.org\/10.1561\/1000000015","relation":{},"ISSN":["1551-3939","1551-3947"],"issn-type":[{"value":"1551-3939","type":"print"},{"value":"1551-3947","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,5,4]]}}}