{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T10:45:55Z","timestamp":1774781155601,"version":"3.50.1"},"reference-count":136,"publisher":"Emerald","issue":"1-2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9,25]]},"abstract":"<jats:p>The emerging three-dimensional (3D) integration technology is one of the promising solutions to overcome the barriers in interconnection scaling, thereby offering an opportunity to continue performance improvements using CMOS technology. As the fabrication of 3D integrated circuits has become viable, developing CAD tools and architectural techniques are imperative for the successful adoption of 3D integration technology. In this article, we first give a brief introduction on the 3D integration technology, and then review the EDA challenges and solutions that can enable the adoption of 3D ICs, and finally present design and architectural techniques on the application of 3D ICs, including a survey of various approaches to design future 3D ICs, leveraging the benefits of fast latency, higher bandwidth, and heterogeneous integration capability that are offered by 3D technology.<\/jats:p>","DOI":"10.1561\/1000000016","type":"journal-article","created":{"date-parts":[[2011,9,27]],"date-time":"2011-09-27T14:47:14Z","timestamp":1317134834000},"page":"1-151","source":"Crossref","is-referenced-by-count":2,"title":["Three-dimensional Integrated Circuits: Design, EDA, and Architecture"],"prefix":"10.1561","volume":"5","author":[{"given":"Guangyu","family":"Sun","sequence":"first","affiliation":[{"name":"Pennsylvania State University , Computer Science and Engineering Department, University Park, PA, 16802,","place":["USA"]}]},{"given":"Yibo","family":"Chen","sequence":"additional","affiliation":[{"name":"Pennsylvania State University , Computer Science and Engineering Department, University Park, PA, 16802,","place":["USA"]}]},{"given":"Xiangyu","family":"Dong","sequence":"additional","affiliation":[{"name":"Pennsylvania State University , Computer Science and Engineering Department, University Park, PA, 16802,","place":["USA"]}]},{"given":"Jin","family":"Ouyang","sequence":"additional","affiliation":[{"name":"Pennsylvania State University , Computer Science and Engineering Department, University Park, PA, 16802,","place":["USA"]}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[{"name":"Pennsylvania State University , Computer Science and Engineering Department, University Park, PA, 16802,","place":["USA"]}]}],"member":"140","published-online":{"date-parts":[[2011,9,25]]},"reference":[{"issue":"6","key":"2026032901120254700_ref001","doi-asserted-by":"crossref","first-page":"498","DOI":"10.1109\/MDT.2005.136","article-title":"Demystifying 3D ICs: the pros and cons of going vertical","volume":"22","author":"Davis","year":"2005","journal-title":"IEEE Design and Test of Computers"},{"key":"2026032901120254700_ref002","doi-asserted-by":"crossref","DOI":"10.1145\/1148015.1148016","article-title":"Design space exploration for 3D architectures","volume-title":"ACM Journal of Emerging Technologies in Compuing Systems","author":"Xie","year":"2006"},{"key":"2026032901120254700_ref003","volume-title":"Three-Dimensional Integrated Circuit Design: EDA, Design and Microarchitectures.","author":"Xie","year":"2009"},{"key":"2026032901120254700_ref004","first-page":"446","article-title":"Processor architecture design using 3D integration technology","author":"Xie"},{"key":"2026032901120254700_ref005","doi-asserted-by":"crossref","DOI":"10.1002\/9783527623051","volume-title":"Handbook of 3D Integration: Technology and Applications using 3D Integrated Circuits","author":"Garrou","year":"2008"},{"key":"2026032901120254700_ref006","doi-asserted-by":"crossref","article-title":"A stochastic global net-length distribution for a three-dimensional system-on-a-chip (3D-SoC)","author":"Joyner","DOI":"10.1109\/ASIC.2001.954688"},{"key":"2026032901120254700_ref007","article-title":"Design space exploration for three-dimensional cache","volume-title":"IEEE Transactions on Very Large Scale Integration Systems","author":"Tsai","year":"2008"},{"key":"2026032901120254700_ref008","first-page":"103","article-title":"Architecting microprocessor components in 3D design space","author":"Vaidyanathan"},{"key":"2026032901120254700_ref009","first-page":"622","article-title":"Scalability of 3D-integrated arithmetic units in high-performance microprocessors","author":"Puttaswamy"},{"key":"2026032901120254700_ref010","doi-asserted-by":"crossref","article-title":"Arithmetic unit design using 180nm TSV-based 3D stacking technology","author":"Ouyang","DOI":"10.1109\/3DIC.2009.5306565"},{"key":"2026032901120254700_ref011","article-title":"Evaluation of fine grain 3D integrated arithmetic units","author":"Egawa"},{"key":"2026032901120254700_ref012","first-page":"469","article-title":"Die stacking (3D) microarchitecture","author":"Black"},{"key":"2026032901120254700_ref013","first-page":"453","article-title":"3D-stacked memory architectures for multi-core processors","author":"Loh"},{"issue":"10","key":"2026032901120254700_ref014","article-title":"Mitigating memory wall effects in high clock rate and multi-core cmos 3D ICs: Processor memory stacks","volume":"96","author":"Jacob","year":"2008","journal-title":"Proceedings of IEEE"},{"issue":"3","key":"2026032901120254700_ref015","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/MM.2007.59","article-title":"Processor design in three-dimensional die-stacking technologies","volume":"27","author":"Loh","year":"2007","journal-title":"IEEE Micro"},{"key":"2026032901120254700_ref016","first-page":"117","article-title":"PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor","author":"Kgil"},{"issue":"1","key":"2026032901120254700_ref017","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/JSSC.2007.910957","article-title":"An 80-tile Sub-100-W TeraFLOPS processor in 65-nm CMOS","volume":"43","author":"Vangal","year":"2008","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"2026032901120254700_ref018","first-page":"201","article-title":"Extending the effectiveness of 3D-stacked DRAM caches with an adaptive multi-queue policy","author":"Loh"},{"key":"2026032901120254700_ref019","first-page":"130","article-title":"Design and management of 3D chip multiprocessors using network-in-memory","author":"Li"},{"key":"2026032901120254700_ref020","first-page":"554","article-title":"Circuit and microarchitecture evaluation of 3D stacking Magnetic RAM (MRAM) as a universal memory replacement","author":"Dong"},{"key":"2026032901120254700_ref021","article-title":"Hybrid cache architecture","author":"Wu"},{"key":"2026032901120254700_ref022","doi-asserted-by":"crossref","article-title":"A novel 3D stacked MRAM cache architecture for CMPs","author":"Sun","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"2026032901120254700_ref023","first-page":"153","article-title":"Corona: System implications of emerging nanophotonic technology","author":"Vantrease"},{"key":"2026032901120254700_ref024","doi-asserted-by":"crossref","article-title":"Cost analysis and system-level design exploration for 3D ICs","author":"Dong","DOI":"10.1007\/978-1-4419-0784-4_10"},{"key":"2026032901120254700_ref025","first-page":"423","article-title":"Addressing Thermal and Power Delivery Bottlenecks in 3D Circuits","author":"Sapatnekar"},{"key":"2026032901120254700_ref026","doi-asserted-by":"crossref","first-page":"1763","DOI":"10.1109\/TCAD.2005.858276","article-title":"IC thermal simulation and modeling via efficient multigrid-based approaches","volume":"25","author":"Li","year":"2006","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2026032901120254700_ref027","doi-asserted-by":"crossref","article-title":"Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach","author":"Goplen","DOI":"10.1109\/ICCAD.2003.1257591"},{"issue":"5","key":"2026032901120254700_ref028","first-page":"501","article-title":"Hotspot: a compact thermal modeling methodology for early-stage VLSI design","volume":"14","author":"Huang","year":"2006","journal-title":"TVLSI"},{"key":"2026032901120254700_ref029","first-page":"625","article-title":"Thermal trends in emerging technologies","author":"Link","year":"2006"},{"key":"2026032901120254700_ref030","first-page":"121","article-title":"Thermal-driven multilevel routing for 3D ICs","author":"Cong"},{"issue":"1","key":"2026032901120254700_ref031","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1109\/TCAD.2006.882589","article-title":"ISAC: Integrated space-and-time-adaptive chip-package thermal analysis","volume":"26","author":"Yang","year":"2007","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circuits Syst."},{"key":"2026032901120254700_ref032","doi-asserted-by":"crossref","article-title":"Interconnect and thermal-aware floorplanning for 3D microprocessors","author":"Hung","DOI":"10.1109\/ISQED.2006.77"},{"key":"2026032901120254700_ref033","doi-asserted-by":"crossref","article-title":"A thermal-driven floorplanning algorithm for 3d ics","author":"Cong","DOI":"10.1109\/ICCAD.2004.1382591"},{"key":"2026032901120254700_ref034","doi-asserted-by":"crossref","article-title":"A matrix synthesis approach to thermal placement","author":"Chu","DOI":"10.1145\/267665.267708"},{"key":"2026032901120254700_ref035","article-title":"Cell-level placement for improving substrate thermal distributio","author":"Tsai"},{"key":"2026032901120254700_ref036","doi-asserted-by":"crossref","article-title":"Multi-layer floorplanning for reliable system-on-package","author":"Shiu","DOI":"10.1109\/ISCAS.2004.1329460"},{"key":"2026032901120254700_ref037","doi-asserted-by":"crossref","article-title":"B*-trees: a new representation for non-slicing floorplans","author":"Chang","DOI":"10.1145\/337292.337541"},{"key":"2026032901120254700_ref038","first-page":"1131","article-title":"Wire congestion and thermal aware 3D global placement","author":"Balakrishnan"},{"key":"2026032901120254700_ref039","first-page":"780","article-title":"Thermal-aware 3D IC placement via transformation","author":"Cong"},{"key":"2026032901120254700_ref040","first-page":"361","article-title":"A multilevel analytical placement for 3D ICs","author":"Cong"},{"key":"2026032901120254700_ref041","doi-asserted-by":"crossref","article-title":"Thermal-Driven Multilevel Routing for 3-D ICs","author":"Cong","DOI":"10.1145\/1120725.1120787"},{"key":"2026032901120254700_ref042","first-page":"745","article-title":"Thermal via planning for 3-D ICs","author":"Cong"},{"key":"2026032901120254700_ref043","first-page":"184","article-title":"Pre-bond testable low-power clock tree design for 3D stacked ics","author":"Zhao"},{"key":"2026032901120254700_ref044","first-page":"723","article-title":"Clock tree synthesis with pre-bond testability for 3D stacked IC designs","author":"Kim"},{"issue":"3","key":"2026032901120254700_ref045","doi-asserted-by":"crossref","first-page":"644","DOI":"10.1109\/TCAPT.2006.880441","article-title":"Placement and routing for 3-D system-on-package designs","volume":"29","author":"Minz","year":"2006","journal-title":"IEEE Trans. Compon. Packag. Technol."},{"issue":"5","key":"2026032901120254700_ref046","doi-asserted-by":"crossref","first-page":"553","DOI":"10.1109\/TVLSI.2006.876111","article-title":"Multi-objective module placement for 3-D system-on-package","volume":"14","author":"Wong","year":"2006","journal-title":"IEEE Trans. VLSI Syst."},{"key":"2026032901120254700_ref047","doi-asserted-by":"crossref","article-title":"Effective thermal via and decoupling capacitor insertion for 3D system-on-package","author":"Wong","DOI":"10.1109\/ECTC.2006.1645903"},{"key":"2026032901120254700_ref048","first-page":"802","article-title":"Simultaneous power and thermal integrity driven via stapling in 3D ICs","author":"Yu"},{"issue":"4","key":"2026032901120254700_ref049","doi-asserted-by":"crossref","first-page":"693","DOI":"10.1109\/TCAD.2007.892336","article-title":"Power\/ground network and floorplan cosynthesis for fast design convergence","volume":"26","author":"Liu","year":"2007","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circuits Syst."},{"key":"2026032901120254700_ref050","first-page":"169","article-title":"Three-dimensional integrated circuits (3D IC) floorplan and power\/ground network co-synthesis","author":"Falkenstern"},{"key":"2026032901120254700_ref051","first-page":"1","article-title":"A scanisland based design enabling prebond testability in die-stacked microprocessors","author":"Lewis"},{"key":"2026032901120254700_ref052","first-page":"139","article-title":"Testing circuit-partitioned 3D IC designs","author":"Lewis"},{"key":"2026032901120254700_ref053","first-page":"450","article-title":"On-chip TSV testing for 3D IC before bonding using sense amplification","author":"Chen"},{"issue":"5","key":"2026032901120254700_ref054","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/MDT.2009.125","article-title":"Test challenges for 3D integrated circuits","volume":"26","author":"Lee","year":"2009","journal-title":"IEEE Design & Test of Computers"},{"key":"2026032901120254700_ref055","article-title":"Scan-chain design and optimization for 3D ICs","volume-title":"A CM Journal of Emerging Technologies for Computer Systems","author":"Wu","year":"2009"},{"key":"2026032901120254700_ref056","doi-asserted-by":"crossref","article-title":"Test-access mechanism optimization for core-based three-dimensional SOCs","author":"Wu","DOI":"10.1109\/ICCD.2008.4751864"},{"key":"2026032901120254700_ref057","first-page":"220","article-title":"Test architecture design and optimization for three-dimensional SoCs","author":"Jiang"},{"key":"2026032901120254700_ref058","doi-asserted-by":"crossref","article-title":"A SRAM Design on 65nm CMOS technology with Integrated Leakage Reduction Scheme","author":"Zhang","DOI":"10.1109\/VLSIC.2004.1346592"},{"key":"2026032901120254700_ref059","first-page":"519","article-title":"Three-dimensional cache design exploration using 3DCacti","author":"Tsai"},{"key":"2026032901120254700_ref060","article-title":"Cacti 3.0: An Integrated Cache Timing, Power, and Area Model","volume-title":"Western Research Lab Research Report","author":"Shivakumar","year":"2001"},{"key":"2026032901120254700_ref061","doi-asserted-by":"crossref","article-title":"3D-nonFAR: three-dimensional nonvolatile FPGA architecture using phase change memory","author":"Chen","DOI":"10.1145\/1840845.1840857"},{"issue":"6","key":"2026032901120254700_ref062","doi-asserted-by":"crossref","first-page":"1132","DOI":"10.1109\/TCAD.2005.855945","article-title":"Three-dimensional place and route for FPGAs","volume":"25","author":"Ababei","year":"2006","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2026032901120254700_ref063","first-page":"253","article-title":"Three-dimensional field-programmable gate arrays","author":"Alexander"},{"key":"2026032901120254700_ref064","first-page":"232","article-title":"A three-dimensional FPGA with an integrated memory for in-application reconfiguration data","author":"Chiricescu"},{"issue":"1","key":"2026032901120254700_ref065","first-page":"44","article-title":"Wiring requirement and three-dimensional integration technology for field programmable gate arrays","volume":"11","author":"Rahman","year":"2003","journal-title":"TVLSI"},{"issue":"2","key":"2026032901120254700_ref066","first-page":"216","article-title":"Performance benefits of monolithically stacked 3-D FPGA","volume":"26","author":"Lin","year":"2007","journal-title":"TCAD"},{"issue":"7","key":"2026032901120254700_ref067","doi-asserted-by":"crossref","first-page":"882","DOI":"10.1109\/TVLSI.2008.2000456","article-title":"Designing a 3-D FPGA: Switch box architecture and thermal issues","volume":"16","author":"Gayasen","year":"2008","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"1","key":"2026032901120254700_ref068","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/54.655178","article-title":"Rothko: a three-dimensional FPGA","volume":"15","author":"Leeser","year":"1998","journal-title":"IEEE Design & Test of Computers"},{"key":"2026032901120254700_ref069","first-page":"256","article-title":"Architectural design of a three dimensional FPGA","author":"Meleis"},{"key":"2026032901120254700_ref070","doi-asserted-by":"crossref","article-title":"Exploring potential benefits of 3D FPGA integration","author":"Ababei","DOI":"10.1007\/978-3-540-30117-2_92"},{"key":"2026032901120254700_ref071","unstructured":"Xilinx\n          . Virtex-4 FPGA data sheets. http:\/\/www.xilinx.com\/support\/documentation\/virtex-4_data_sheets.htm."},{"issue":"1","key":"2026032901120254700_ref072","first-page":"217","article-title":"A bipolar-selected phase change memory featuring multi-level cell storage","volume":"44","author":"Bedeschi","year":"2009","journal-title":"JSSC"},{"key":"2026032901120254700_ref073","article-title":"Architecting phase change memory as a scalable DRAM alternative","volume-title":"ISCA","author":"Lee","year":"2009"},{"key":"2026032901120254700_ref074","doi-asserted-by":"crossref","DOI":"10.1145\/1687399.1687449","article-title":"PCRAMsim: System-level performance, energy, and area modeling for phase-change RAM","volume-title":"ICCAD","author":"Dong","year":"2009"},{"key":"2026032901120254700_ref075","doi-asserted-by":"crossref","DOI":"10.1109\/FCCM.2006.71","article-title":"Virtual embedded blocks: A methodology for evaluating embedded elements in FPGAs","volume-title":"FCCM","author":"Ho","year":"2006"},{"key":"2026032901120254700_ref076","article-title":"Techniques for producing 3D ICs with high-density interconnect","volume-title":"http:\/\/www.tezzaron.com\/about\/papers\/ieee%20vmic%202004%20finalsecure.pdf","author":"Gupta","year":"2004"},{"key":"2026032901120254700_ref077","volume-title":"CACTI 5.1","author":"Thoziyoor","year":"2008"},{"key":"2026032901120254700_ref078","doi-asserted-by":"crossref","article-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"Betz","DOI":"10.1007\/3-540-63465-7_226"},{"key":"2026032901120254700_ref079","article-title":"Power-performance inflection at 90 nm process node FPGAs in focus","author":"Telikepalli"},{"key":"2026032901120254700_ref080","unstructured":"Xilinx\n          . XPower estimator. http:\/\/www.xilinx.com\/products\/design_tools\/logic_design\/verification\/xpower.htm."},{"key":"2026032901120254700_ref081","article-title":"An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth","author":"Hyuk Woo"},{"key":"2026032901120254700_ref082","first-page":"134","article-title":"Smart Refresh: An enhanced memory controller design for reducing energy in conventional and 3D die-stacked DRAMs","author":"Ghosh"},{"issue":"10","key":"2026032901120254700_ref083","doi-asserted-by":"crossref","first-page":"1369","DOI":"10.1109\/TC.2009.92","article-title":"3D-integrated SRAM components for high-performance microprocessors","volume":"58","author":"Puttaswamy","year":"2009","journal-title":"IEEE Trans. Comput."},{"key":"2026032901120254700_ref084","first-page":"193","article-title":"Thermal herding: Microarchitecture techniques for controlling hotspots in high-performance 3D-integrated processors","author":"Puttaswamy"},{"key":"2026032901120254700_ref085","first-page":"316","article-title":"3D processing technology and its impact on iA32 microprocessors","author":"Black"},{"key":"2026032901120254700_ref086","first-page":"239","article-title":"A novel architecture of the 3D stacked MRAM L2 cache for CMPs","author":"Sun"},{"key":"2026032901120254700_ref087","doi-asserted-by":"crossref","first-page":"17:1","DOI":"10.1145\/1412587.1412590","article-title":"Investigating the effects of fine-grain three-dimensional integration on microarchitecture design","volume":"4","author":"Ma","year":"2008","journal-title":"J. Emerg. Technol. Comput. Syst."},{"issue":"4","key":"2026032901120254700_ref088","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1412587.1412589","article-title":"Picoserver: Using 3D stacking technology to build energy efficient servers","volume":"4","author":"Kgil","year":"2008","journal-title":"J. Emerg. Technol. Comput. Syst."},{"issue":"6","key":"2026032901120254700_ref089","doi-asserted-by":"crossref","first-page":"556","DOI":"10.1109\/MDT.2005.134","article-title":"Bridging the processor-memory performance gap with 3D IC technology","volume":"22","author":"Liu","year":"2005","journal-title":"Design Test of Computers, IEEE"},{"key":"2026032901120254700_ref090","first-page":"991","article-title":"A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy","author":"Luca Loi"},{"key":"2026032901120254700_ref091","unstructured":"Tezzaron Semiconductors\n          . Leo FaStack 1Gb DDR SDRAM datasheet. In http:\/\/www.tezzaron.com\/memory\/TSCLeo.htm, 2005."},{"issue":"2","key":"2026032901120254700_ref092","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1145\/1273440.1250680","article-title":"A novel dimensionally-decomposed router for on-chip communication in 3D architectures","volume":"35","author":"Kim","year":"2007","journal-title":"SIGARCH Comput. Archit. News"},{"key":"2026032901120254700_ref093","first-page":"251","article-title":"Mira: A multi-layered on-chip interconnect router architecture","author":"Park"},{"key":"2026032901120254700_ref094","first-page":"1","article-title":"3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC)","author":"Ye","year":"2009"},{"key":"2026032901120254700_ref095","first-page":"156","article-title":"A multilayer nanophotonic interconnection network for on-chip many-core communications","author":"Zhang"},{"key":"2026032901120254700_ref096","first-page":"581","article-title":"Exploring serial vertical interconnects for 3D ICs","author":"Pasricha"},{"key":"2026032901120254700_ref097","first-page":"555","article-title":"From 2D to 3D NoCs: a case study on worst-case communication performance","author":"Qian"},{"issue":"2","key":"2026032901120254700_ref098","article-title":"New dimension in performance: harnessing 3D integration technology","volume":"3","author":"Bernstein","year":"2006","journal-title":"EDA Forum"},{"issue":"6","key":"2026032901120254700_ref099","doi-asserted-by":"crossref","first-page":"520","DOI":"10.1109\/MDT.2005.150","article-title":"Placement and routing in 3D integrated circuits","volume":"22","author":"Ababei","year":"2005","journal-title":"IEEE Design and Test of Computers"},{"key":"2026032901120254700_ref100","first-page":"228","article-title":"The revolutionary and truly 3-dimensional 25F2 SRAM technology with the smallest S3 (Stacked Single-Crystal Si) cell, 0.16\u00b5m2, and SSTFT (Atacked Single-Crystal Thin Film Transistor) for ultra high density SRAM","author":"Jung"},{"issue":"12","key":"2026032901120254700_ref101","doi-asserted-by":"crossref","first-page":"1959","DOI":"10.1109\/TCAD.2010.2062811","article-title":"Fabrication cost analysis and cost-aware design space exploration for 3-D ICs","volume":"29","author":"Dong","year":"2010","journal-title":"Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on"},{"key":"2026032901120254700_ref102","article-title":"3D: it all comes down to cost","author":"Smith"},{"key":"2026032901120254700_ref103","first-page":"469","article-title":"McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures","author":"Li"},{"key":"2026032901120254700_ref104","first-page":"878","article-title":"3D floorplanning with thermal vias","author":"Wong"},{"key":"2026032901120254700_ref105","first-page":"309","article-title":"Temperature-Aware routing in 3D ICs","author":"Zhang"},{"key":"2026032901120254700_ref106","first-page":"997","article-title":"Exploring compromises among timing, power and temperature in three-dimensional integrated circuits","author":"Hua"},{"issue":"4","key":"2026032901120254700_ref107","doi-asserted-by":"crossref","first-page":"692","DOI":"10.1109\/TCAD.2006.870069","article-title":"Placement of thermal vias in 3D ICs using various thermal objectives","volume":"25","author":"Goplen","year":"2006","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2026032901120254700_ref108","first-page":"183","article-title":"Temperature-and cost-aware design of 3D multiprocessor architectures","author":"Coskun"},{"key":"2026032901120254700_ref109","first-page":"2939","article-title":"Mapping System-on-Chip designs from 2-D to 3-D ICs","author":"Liu"},{"key":"2026032901120254700_ref110","first-page":"357","article-title":"Yield and cost modeling for 3D chip stack technologies","author":"Mercier"},{"key":"2026032901120254700_ref111","first-page":"212","article-title":"Extending Systems-on-Chip to the third dimension: performance, cost and technological tradeoffs","author":"Weerasekera"},{"issue":"12","key":"2026032901120254700_ref112","doi-asserted-by":"crossref","first-page":"1469","DOI":"10.1109\/T-C.1971.223159","article-title":"On a pin versus block relationship for partitions of logic graphs","volume":"20","author":"Landman","year":"1971","journal-title":"IEEE Transancations on Computers"},{"issue":"4","key":"2026032901120254700_ref113","doi-asserted-by":"crossref","first-page":"272","DOI":"10.1109\/TCS.1979.1084635","article-title":"Placement and average interconnection lengths of computer logic","volume":"26","author":"Donath","year":"1979","journal-title":"IEEE Transactions on Circuits and Systems"},{"issue":"3","key":"2026032901120254700_ref114","doi-asserted-by":"crossref","first-page":"580","DOI":"10.1109\/16.661219","article-title":"A stochastic wire-length distribution for gigascale integration (GSI)Part I: derivation and validation","volume":"45","author":"Davis","year":"1998","journal-title":"IEEE Transactions on Electron Devices"},{"issue":"5","key":"2026032901120254700_ref115","doi-asserted-by":"crossref","first-page":"648","DOI":"10.1109\/43.920697","article-title":"Toward accurate models of achievable routing","volume":"20","author":"Kahng","year":"2001","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2026032901120254700_ref116","first-page":"97","article-title":"Estimating and optimizing routing utilization in DSM design","author":"Chong"},{"key":"2026032901120254700_ref117","volume-title":"Circuits, Interconnections, and Packaging for VLSI.","author":"Bakoglu","year":"1990"},{"key":"2026032901120254700_ref118","first-page":"82","article-title":"A third-generation 65nm 16-core 32-thread llus 32-scout-thread CMT SPARC(R) processor","author":"Tremblay"},{"key":"2026032901120254700_ref119","first-page":"93","article-title":"On a pin versus gate relationship for heterogeneous systems: heterogeneous Rent\u2019s rule","author":"Zarkesh-Ha"},{"key":"2026032901120254700_ref120","article-title":"IC Cost Model","author":"IC Knowledge LLC","year":"2009"},{"key":"2026032901120254700_ref121","volume-title":"Digital Integrated Circuits","author":"Rabaey","year":"2003"},{"issue":"12","key":"2026032901120254700_ref122","doi-asserted-by":"crossref","first-page":"1537","DOI":"10.1109\/PROC.1964.3442","article-title":"Cost-size optima of monolithic integrated circuits","volume":"52","author":"Murphy","year":"1964","journal-title":"Proceedings of the IEEE"},{"key":"2026032901120254700_ref123","volume-title":"Testing Cost Analsysis in three-dimensional (3D) integration technology","author":"Chen","year":"2010"},{"issue":"1","key":"2026032901120254700_ref124","first-page":"1","article-title":"Managing the impact of increasing microprocessor power consumption","volume":"5","author":"Gunther","year":"2001","journal-title":"Intel Technology Journal"},{"issue":"1","key":"2026032901120254700_ref125","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1145\/980152.980157","article-title":"Temperature-aware microarchitecture: modeling and implementation","volume":"1","author":"Skadron","year":"2004","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"2026032901120254700_ref126","first-page":"1","article-title":"Differentiating the roles of IR measurement and simulation for power and temperature-aware design","author":"Huang"},{"key":"2026032901120254700_ref127","unstructured":"Digikey\n          , 2009. www.digikey.com."},{"key":"2026032901120254700_ref128","unstructured":"Heatsink\n              Factory\n            \n          , 2009. www.heatsinkfactory.com."},{"key":"2026032901120254700_ref129","first-page":"1","article-title":"3D technology: a system perspective","author":"Borkar"},{"key":"2026032901120254700_ref130","first-page":"569","article-title":"Die\/wafer stacking with reciprocal design symmetry (RDS) for mask reuse in three-dimensional (3D) integration technology","author":"Alam"},{"issue":"1","key":"2026032901120254700_ref131","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/54.980051","article-title":"Modeling the economics of testing: a DFT perspective","volume":"19","author":"Nag","year":"2002","journal-title":"IEEE Design & Test of Computers"},{"key":"2026032901120254700_ref132","first-page":"987","article-title":"Defect level as a function of fault coverage","volume-title":"IEEE Transactions on Computers","author":"Williams","year":"1981"},{"issue":"3","key":"2026032901120254700_ref133","doi-asserted-by":"crossref","first-page":"116","DOI":"10.1109\/66.56568","article-title":"A discussion of yield modeling with defect clustering, circuit repair, and circuit redundancy","volume":"3","author":"Michalka","year":"1990","journal-title":"IEEE Transactions on Semiconductor Manufacturing"},{"key":"2026032901120254700_ref134","first-page":"1","article-title":"Testing 3D chips containing through-silicon vias","author":"Marinissen"},{"key":"2026032901120254700_ref135","doi-asserted-by":"crossref","article-title":"3D integration opportunities, issues, and solutions: a designers perspective","author":"Kwai","DOI":"10.1117\/12.845747"},{"key":"2026032901120254700_ref136","doi-asserted-by":"crossref","article-title":"Cost-effective integration of three-dimensional (3D) ICs emphasizing testing cost analysis","author":"Chen","DOI":"10.1109\/ICCAD.2010.5653753"}],"container-title":["Foundations and Trends\u00ae in Electronic Design Automation"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.emerald.com\/fteda\/article-pdf\/5\/1-2\/1\/10912615\/1000000016en.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/www.emerald.com\/fteda\/article-pdf\/5\/1-2\/1\/10912615\/1000000016en.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T05:12:17Z","timestamp":1774761137000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.emerald.com\/fteda\/article\/5\/1-2\/1\/1321557\/Three-dimensional-Integrated-Circuits-Design-EDA"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9,25]]},"references-count":136,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2011,9,25]]}},"URL":"https:\/\/doi.org\/10.1561\/1000000016","relation":{},"ISSN":["1551-3939","1551-3947"],"issn-type":[{"value":"1551-3939","type":"print"},{"value":"1551-3947","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,9,25]]}}}