{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T22:36:03Z","timestamp":1777761363445,"version":"3.51.4"},"reference-count":44,"publisher":"Emerald","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,12,21]]},"abstract":"<jats:p>As device sizes shrink, manufacturing challenges at the device level are resulting in increased variability in physical circuit characteristics. Exponentially increasing circuit density has not only brought about concerns in the reliable manufacturing of circuits but also has exaggerated variations in dynamic circuit behavior. The resulting uncertainty in performance, power, and reliability imposed by compounding static and dynamic nondeterminism threatens the continuation of Moore\u2019s law, which has been arguably the primary driving force behind technology and innovation for decades. This situation is exacerbated by emerging computing applications, which exert considerable power and performance pressure on processors. Paradoxically, the problem is not nondeterminism, per se, but rather the approaches that designers have used to deal with it. The traditional response to variability has been to enforce determinism on an increasingly non-deterministic substrate through guardbands. As variability in circuit behavior increases, achieving deterministic behavior becomes increasingly expensive, as performance and energy penalties must be paid to ensure that all devices work correctly under all possible conditions. As such, the benefits of technology scaling are vanishing, due to the overheads of dealing with hardware variations through traditional means. Clearly, status quo cannot continue.<\/jats:p>","DOI":"10.1561\/1000000021","type":"journal-article","created":{"date-parts":[[2011,12,23]],"date-time":"2011-12-23T10:02:28Z","timestamp":1324634548000},"page":"153-210","source":"Crossref","is-referenced-by-count":8,"title":["Stochastic Computing"],"prefix":"10.1108","volume":"5","author":[{"given":"John","family":"Sartori","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign , 1308 W. Main St., Urbana, IL61801,","place":["USA"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rakesh","family":"Kumar","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign , 1308 W. Main St., Urbana, IL61801,","place":["USA"]}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"140","published-online":{"date-parts":[[2011,12,21]]},"reference":[{"key":"2026032901123398200_ref001","first-page":"2","article-title":"Opportunities and challenges for better than worst-case design","author":"Austin"},{"issue":"4","key":"2026032901123398200_ref002","doi-asserted-by":"crossref","first-page":"433","DOI":"10.1147\/rd.504.0433","article-title":"High-performance CMOS variability in the 65-nm regime and beyond","volume":"50","author":"Bernstein","year":"2006","journal-title":"IBM Journal of Research and Development"},{"key":"2026032901123398200_ref003","first-page":"4","article-title":"Circuit techniques for dynamic variation tolerance","author":"Bowman"},{"key":"2026032901123398200_ref004","first-page":"386","article-title":"Intelligible test techniques to support error-tolerance","author":"Breuer"},{"key":"2026032901123398200_ref005","article-title":"Intelligible testing","author":"Breuer"},{"issue":"35","key":"2026032901123398200_ref006","doi-asserted-by":"crossref","first-page":"1571","DOI":"10.1109\/4.881202","article-title":"A dynamic voltage scaled microprocessor system","volume":"11","author":"Burd","year":"2000","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"2026032901123398200_ref007","first-page":"411","article-title":"Design sensitivities to variability: Extrapolations and assessments in nanometer VLSI","author":"Cao"},{"key":"2026032901123398200_ref008","first-page":"1110","article-title":"Ultra-efficient (Embedded) SOC architectures based on probabilistic CMOS (PCMOS) technology","author":"Chakrapani"},{"key":"2026032901123398200_ref009","first-page":"555","article-title":"Scalable effort hardware design: Exploiting algorithmic resilience for energy efficiency","volume-title":"DAC","author":"Chippa","year":"2010"},{"key":"2026032901123398200_ref010","doi-asserted-by":"crossref","article-title":"FabScalar","author":"Choud\u0142iary","DOI":"10.1145\/2000064.2000067"},{"key":"2026032901123398200_ref011","first-page":"166","article-title":"Logic synthesis for better than worst-case designs","author":"Cong"},{"key":"2026032901123398200_ref012","first-page":"400","article-title":"Razor II: In situ error detection and correction for PVT and SER tolerance","author":"Das"},{"key":"2026032901123398200_ref013","doi-asserted-by":"crossref","article-title":"Relax: An architectural framework for software recovery of hardware faults","author":"de Kruijf","DOI":"10.1145\/1815961.1816026"},{"key":"2026032901123398200_ref014","first-page":"103","article-title":"Closed-loop adaptive voltage scaling controller for standard-cell ASICS","author":"Dhar"},{"key":"2026032901123398200_ref015","first-page":"7","article-title":"Razor: A low-power pipeline based on circuit-level timing speculation","author":"Ernst"},{"issue":"11","key":"2026032901123398200_ref016","first-page":"1947","article-title":"CRISTA: A new paradigm for low-power, variation-tolerant, and adaptive circuit synthesis using critical path isolation","volume":"26","author":"Ghosh","year":"2007","journal-title":"IEEE TCAD"},{"key":"2026032901123398200_ref017","doi-asserted-by":"crossref","article-title":"Paceline: Improving single-thread performance in nanoscale CMPs through core overclocking","author":"Greskamp","DOI":"10.1109\/PACT.2007.4336213"},{"key":"2026032901123398200_ref018","first-page":"213","article-title":"BlueShift: Designing processors for timing speculation from the ground up","author":"Greskamp"},{"key":"2026032901123398200_ref019","article-title":"Design for ultra-low-k1 patterning and manufacturing","author":"Gupta"},{"key":"2026032901123398200_ref020","first-page":"30","article-title":"Energy-efficient signal processing via algorithmic noise-tolerance","author":"Hegde"},{"key":"2026032901123398200_ref021","first-page":"199","article-title":"Dynamic knobs for responsive power-aware computing","author":"Hoffmann"},{"issue":"6","key":"2026032901123398200_ref022","doi-asserted-by":"crossref","first-page":"518","DOI":"10.1109\/TC.1984.1676475","article-title":"Algorithm-based fault tolerance for matrix operations","volume":"33","author":"Huang","year":"1984","journal-title":"IEEE Transactions on Computing"},{"key":"2026032901123398200_ref023","unstructured":"ITRS\n          , \u201cInternational technology roadmap for semiconductors,\u201d http:\/\/www.itrs.net\/reports.html, 2010."},{"key":"2026032901123398200_ref024","unstructured":"S.\n              Jones\n            \n          , \u201cExponential trends in the integrated circuit industry,\u201d http:\/\/www.icknowledge.com, 2008."},{"key":"2026032901123398200_ref025","doi-asserted-by":"crossref","article-title":"Designing processors from the ground up to allow voltage\/reliability tradeoffs","author":"Kahng","DOI":"10.1109\/HPCA.2010.5416652"},{"key":"2026032901123398200_ref026","doi-asserted-by":"crossref","article-title":"Recovery-driven design: A methodology for power minimization for error tolerant processor modules","author":"Kahng","DOI":"10.1145\/1837274.1837481"},{"key":"2026032901123398200_ref027","article-title":"Slack redistribution for graceful degradation under voltage overscaling","author":"Kahng"},{"key":"2026032901123398200_ref028","first-page":"188","article-title":"Hardware self-tuning and circuit performance monitoring","author":"Kehl"},{"key":"2026032901123398200_ref029","doi-asserted-by":"crossref","DOI":"10.1109\/DATE.2010.5457059","article-title":"ERSA: Error resilient system architecture for probabilistic applications","author":"Leem","year":"2010"},{"key":"2026032901123398200_ref030","doi-asserted-by":"crossref","article-title":"Complexity-effective superscalar processors","author":"Palacharla","DOI":"10.1145\/264107.264201"},{"key":"2026032901123398200_ref031","first-page":"57","article-title":"Selective wordline voltage boosting for caches to manage yield under process variations","author":"Pan"},{"key":"2026032901123398200_ref032","doi-asserted-by":"crossref","article-title":"EnerJ: Approximate data types for safe and general low-power computation","author":"Sampson","DOI":"10.1145\/1993498.1993518"},{"key":"2026032901123398200_ref033","first-page":"423","article-title":"EVAL: Utilizing processors with variation-induced timing errors","author":"Sarangi"},{"key":"2026032901123398200_ref034","doi-asserted-by":"crossref","article-title":"Overscaling-friendly timing speculation architectures","author":"Sartori","DOI":"10.1145\/1785481.1785533"},{"key":"2026032901123398200_ref035","doi-asserted-by":"crossref","article-title":"Architecting processors to allow voltage\/reliability tradeoffs","author":"Sartori","DOI":"10.1145\/2038698.2038718"},{"key":"2026032901123398200_ref036","article-title":"Compiling for timing error resilient processors","author":"Sartori"},{"key":"2026032901123398200_ref037","doi-asserted-by":"crossref","article-title":"Stochastic computing: Embracing errors in architecture and design of processors and applications","author":"Sartori","DOI":"10.1145\/2038698.2038720"},{"key":"2026032901123398200_ref038","first-page":"859","article-title":"Stochastic computation","author":"Shanbhag"},{"key":"2026032901123398200_ref039","doi-asserted-by":"crossref","article-title":"A numerical optimization-based methodology for application robustification: Transforming applications for error tolerance","author":"Sloan","DOI":"10.1109\/DSN.2010.5544923"},{"key":"2026032901123398200_ref040","unstructured":"Sun\n          , \u201cSun OpenSPARC project,\u201d http:\/\/www.sun.com\/processors\/opensparc\/, 2010."},{"key":"2026032901123398200_ref041","unstructured":"University of Michigan\n          , \u201cBug Underground,\u201d http:\/\/bug.eecs.umich.edu\/, 2007."},{"key":"2026032901123398200_ref042","doi-asserted-by":"crossref","DOI":"10.1109\/ISCAS.2008.4541434","article-title":"Variation-tolerant, low-power PN-code acquisition using stochastic Sensor NOC","author":"Varatkar","year":"2008"},{"key":"2026032901123398200_ref043","doi-asserted-by":"crossref","article-title":"DynaTune: Circuit-level optimization for timing speculation considering dynamic path behavior","author":"Wan","DOI":"10.1145\/1687399.1687430"},{"key":"2026032901123398200_ref044","unstructured":"Y.\n              Yetim\n            , W.Jia, S.Malik, M.Martonosi, and K.Shaw, \u201cA system-level ISA and its applications to energy-performance-reliability scheduling and scratchpad allocation,\u201d http:\/\/www.gigascale.org\/pubs\/2341.html, 2010."}],"container-title":["Foundations and Trends\u00ae in Electronic Design Automation"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.emerald.com\/fteda\/article-pdf\/5\/3\/153\/10912686\/1000000021en.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/www.emerald.com\/fteda\/article-pdf\/5\/3\/153\/10912686\/1000000021en.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T14:13:41Z","timestamp":1777472021000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.emerald.com\/fteda\/article\/5\/3\/153\/1321558\/Stochastic-Computing"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12,21]]},"references-count":44,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2011,12,21]]}},"URL":"https:\/\/doi.org\/10.1561\/1000000021","relation":{},"ISSN":["1551-3939","1551-3947"],"issn-type":[{"value":"1551-3939","type":"print"},{"value":"1551-3947","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,12,21]]}}}