{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T22:35:51Z","timestamp":1777761351953,"version":"3.51.4"},"reference-count":423,"publisher":"Emerald","issue":"1-2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7,1]]},"abstract":"<jats:p>The need for dynamic resource management has shadowed the exponential growth of on-chip transistor capacity, and the challenge is accentuated by the heterogeneity of resources, and the bewildering variety of constraints and requirements of applications, platforms and users. The field has started with a few research papers in the early 1990s but has grown today to over hundred yearly publications, leading to an accumulated body of literature presumable far above 1000 papers.<\/jats:p>\n                  <jats:p>We focus on the dynamic (run-time) management of on-chip resources and mostly ignore design-time techniques and off-chip resources of larger electronic systems. Moreover, we do not attempt a complete review of all published work on the topic. Rather, this survey provides a structured review and discussion of the state of the art and is divided along the primary objectives of resource management techniques: performance, power, reliability and quality of service, each of which has its dedicated chapter. We observe that many works describe dedicated techniques for point problems, like minimizing power or maximizing lifetime. In recent years more and more methods have started to appear that address two, three or more different goals of resource management, but work with a holistic scope that attempts to address and balance all relevant objectives is still rare. An exception is the area of reliability and life-time management. There we see that a large majority of approaches may be considered as holistic.<\/jats:p>\n                  <jats:p>Observing current limitations and recent trends we assume that global and holistic approaches will make the most valuable contributions to this field in the years to come and therefore we expect that the focus of research will gradually shift to systematic methods combining point techniques in order to pursue and balance all relevant system goals of highly dynamic, adaptive systems.<\/jats:p>","DOI":"10.1561\/1000000055","type":"journal-article","created":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T08:26:35Z","timestamp":1561969595000},"page":"1-144","source":"Crossref","is-referenced-by-count":3,"title":["On-Chip Dynamic Resource Management"],"prefix":"10.1108","volume":"13","author":[{"given":"Antonio","family":"Miele","sequence":"first","affiliation":[{"name":"Politecnico di Milano ,","place":["Italy"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anil","family":"Kanduri","sequence":"additional","affiliation":[{"name":"University of Turku ,","place":["Finland"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kasra","family":"Moazzemi","sequence":"additional","affiliation":[{"name":"University of California , ,","place":["Irvine, USA"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D\u00e1vid","family":"Juh\u00e1sz","sequence":"additional","affiliation":[{"name":"TU Wien , ,","place":["Vienna, Austria"]},{"name":"Imsys AB , ,","place":["Stockholm, Sweden"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir M.","family":"Rahmani","sequence":"additional","affiliation":[{"name":"University of California , ,","place":["Irvine, USA"]},{"name":"TU Wien , ,","place":["Vienna, Austria"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikil","family":"Dutt","sequence":"additional","affiliation":[{"name":"University of California , ,","place":["Irvine, USA"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pasi","family":"Liljeberg","sequence":"additional","affiliation":[{"name":"University of Turku ,","place":["Finland"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Axel","family":"Jantsch","sequence":"additional","affiliation":[{"name":"TU Wien , ,","place":["Vienna, Austria"]}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"140","published-online":{"date-parts":[[2019,7,1]]},"reference":[{"key":"2026032901222934500_ref001","first-page":"13","article-title":"Energy Characterization of Embedded Real-time Operating Systems","volume-title":"SIGARCH Comput. Archit. News","author":"Acquaviva","year":"2001"},{"key":"2026032901222934500_ref002","doi-asserted-by":"crossref","DOI":"10.1145\/2694344.2694381","article-title":"Page Placement Strategies for GPUs Within Heterogeneous Memory Systems","volume-title":"SIGPLAN Not","author":"Agarwal","year":"2015"},{"key":"2026032901222934500_ref003","first-page":"470","article-title":"Configurable Isolation: Building High Availability Systems with Commodity Multi-core Processors","author":"Aggarwal","year":"2007"},{"key":"2026032901222934500_ref004","first-page":"1","article-title":"Dynamic power management of off-chip links for Hybrid Memory Cubes","author":"Ahn","year":"2014"},{"key":"2026032901222934500_ref005","first-page":"257","article-title":"AdNoC: Runtime adaptive network-on-chip architecture","volume-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","author":"Al Faruque","year":"2012"},{"key":"2026032901222934500_ref006","first-page":"63","article-title":"An Opportunistic Prediction-based Thread Scheduling to Maximize Throughput\/Watt in AMPs","author":"Annamalai","year":"2013"},{"issue":"12","key":"2026032901222934500_ref007","doi-asserted-by":"crossref","first-page":"1682","DOI":"10.1109\/TC.2009.118","article-title":"Software-Based Self-Testing of Symmetric Shared-Memory Multiprocessors","volume":"58","author":"Apostolakis","year":"2009","journal-title":"IEEE Transactions on Computers"},{"key":"2026032901222934500_ref008","first-page":"809","article-title":"Implementation and analysis of a new selection strategy for adaptive routing in networks-on-chip","volume-title":"IEEE Transactions on Computers","author":"Ascia","year":"2008"},{"key":"2026032901222934500_ref009","first-page":"445","article-title":"Dynamic power management techniques in multi-core architectures: A survey study","volume-title":"Ain Shams Engineering Journal","author":"Attia","year":"2017"},{"key":"2026032901222934500_ref010","doi-asserted-by":"crossref","DOI":"10.1145\/2366231.2337207","article-title":"Staged Memory Scheduling: Achieving High Performance and Scalability in Heterogeneous Systems","volume-title":"SIGARCH Comput. Archit. News","author":"Ausavarungnirun","year":"2012"},{"key":"2026032901222934500_ref011","first-page":"195","article-title":"Energy efficient proactive thermal management in memory subsystem","author":"Ayoub","year":"2010"},{"key":"2026032901222934500_ref012","first-page":"168","article-title":"Profile-based dynamic voltage scheduling using program checkpoints","author":"Azevedo","year":"2002"},{"key":"2026032901222934500_ref013","first-page":"1362","article-title":"An optimal shortest-path routing policy for network computers with regular mesh-connected topologies","volume-title":"IEEE transactions on computers","author":"Badr","year":"1989"},{"key":"2026032901222934500_ref014","first-page":"198","article-title":"Green : A Framework for Supporting Energy-Conscious Programming using Controlled Approximation","author":"Baek","year":"2010"},{"key":"2026032901222934500_ref015","first-page":"421","article-title":"Throughput-Effective On-Chip Networks for Manycore Accelerators","author":"Bakhoda","year":"2010"},{"key":"2026032901222934500_ref016","first-page":"1","article-title":"A dynamic reliability management framework for heterogeneous multicore systems","author":"Baldassari","year":"2017"},{"key":"2026032901222934500_ref017","first-page":"390","article-title":"Design Tradeoffs for Tiled CMP On-chip Networks","author":"Balfour","year":"2014"},{"key":"2026032901222934500_ref018","first-page":"319","article-title":"An Energy and Performance Exploration of Network-on-Chip Architectures","volume-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","author":"Banerjee","year":"2009"},{"key":"2026032901222934500_ref019","first-page":"1454","article-title":"The performance and energy consumption of embedded real-time operating systems","volume-title":"IEEE Transactions on Computers","author":"Baynes","year":"2003"},{"key":"2026032901222934500_ref020","first-page":"213","article-title":"Jigsaw: Scalable Software-defined Caches","author":"Beckmann","year":"2013"},{"key":"2026032901222934500_ref021","first-page":"538","article-title":"Scaling distributed cache hierarchies through computation and data co-scheduling","author":"Beckmann","year":"2015"},{"key":"2026032901222934500_ref022","first-page":"826","article-title":"Energy Efficient Resource Management in Virtualized Cloud Data Centers","author":"Beloglazov","year":"2010"},{"key":"2026032901222934500_ref023","first-page":"279","article-title":"Communication-aware processor allocation for supercomputers: Finding point sets of small average distance","volume-title":"Springer Algorithmica","author":"Bender","year":"2008"},{"key":"2026032901222934500_ref024","first-page":"813","article-title":"Policy optimization for dynamic power management","volume-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","author":"Benini","year":"1999"},{"key":"2026032901222934500_ref025","first-page":"70","article-title":"Networks on Chips: A New SoC Paradigm","volume-title":"Computer","author":"Benini","year":"2002"},{"key":"2026032901222934500_ref026","first-page":"43","article-title":"Slim NoC: A Low-Diameter On-Chip Network Topology for High Energy Efficiency and Scalability","author":"Besta","year":"2018"},{"key":"2026032901222934500_ref027","first-page":"348","article-title":"Slim Fly: A Cost Effective Low-diameter Network Topology","author":"Besta","year":"2014"},{"key":"2026032901222934500_ref028","first-page":"382","article-title":"Towards graceful aging degradation in NoCs through an adaptive routing algorithm","author":"Bhardwaj","year":"2012"},{"key":"2026032901222934500_ref029","first-page":"189","article-title":"Predictive Modeling of the NBTI Effect for Reliable Design","author":"Bhardwaj","year":"2006"},{"key":"2026032901222934500_ref030","first-page":"318","article-title":"Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach","author":"Bitirgen","year":"2008"},{"issue":"1","key":"2026032901222934500_ref031","doi-asserted-by":"crossref","DOI":"10.1145\/1132952.1132953","article-title":"A Survey of Research and Practices of Network-on-chip","volume":"38","author":"Bjerregaard","year":"2006","journal-title":"ACM Computing Surveys"},{"key":"2026032901222934500_ref032","first-page":"664","article-title":"Statistical Learning in Chip (SLIC)","author":"Blanton","year":"2015"},{"key":"2026032901222934500_ref033","first-page":"109","article-title":"Self-calibrating Online Wearout Detection","author":"Blome","year":"2007"},{"key":"2026032901222934500_ref034","first-page":"46:1","article-title":"Dynamic Power Management for Multidomain System-on-chip Platforms: An Optimal Control Approach","volume-title":"ACM Trans. Des. Autom. Electron. Syst","author":"Bogdan","year":"2013"},{"issue":"2","key":"2026032901222934500_ref035","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1007\/s10836-013-5367-y","article-title":"Self-Adaptive Fault Tolerance in Multi-\/Many-Core Systems","volume":"29","author":"Bolchini","year":"2013","journal-title":"Journal of Electronic Testing: Theory and Application"},{"key":"2026032901222934500_ref036","first-page":"58","article-title":"Run-Time Mapping for Reliable Many-Cores Based on Energy\/Performance Trade-offs","author":"Bolchini","year":"2013"},{"key":"2026032901222934500_ref037","first-page":"804","article-title":"Lifetime-aware load distribution policies in multi-core systems: An in-depth analysis","author":"Bolchini","year":"2016"},{"key":"2026032901222934500_ref038","first-page":"1429","article-title":"An adaptive approach for online fault management in many-core architectures","author":"Bolchini","year":"2012"},{"key":"2026032901222934500_ref039","first-page":"51","article-title":"Uncertain&lt;T&gt;: A First-Order Type for Uncertain Data","author":"Bornholt","year":"2014"},{"key":"2026032901222934500_ref040","first-page":"171","article-title":"Dynamic thermal management for highperformance microprocessors","author":"Brooks","year":"2001"},{"key":"2026032901222934500_ref041","first-page":"298","article-title":"Accounting for systematic errors in approximate computing","author":"Bruestel","year":"2017"},{"key":"2026032901222934500_ref042","first-page":"1","volume-title":"Mixed criticality systems-a review","author":"Burns","year":"2013"},{"issue":"6","key":"2026032901222934500_ref043","first-page":"82:1","article-title":"A Survey of Research into Mixed Criticality Systems","volume":"50","author":"Burns","year":"2017","journal-title":"ACM Computing Surveys"},{"key":"2026032901222934500_ref044","first-page":"111:1","article-title":"Exploring Aging Deceleration in FinFET-based Multi-core Systems","author":"Cai","year":"2016"},{"key":"2026032901222934500_ref045","first-page":"367","article-title":"Flow oriented routing for NOCS","author":"Carara","year":"2010"},{"key":"2026032901222934500_ref046","first-page":"169","article-title":"Proving acceptability properties of relaxed nondeterministic approximate programs","author":"Carbin","year":"2012"},{"key":"2026032901222934500_ref047","first-page":"609","article-title":"Detecting and escaping infinite loops with jolt","author":"Carbin","year":"2011"},{"key":"2026032901222934500_ref048","first-page":"33","article-title":"Verifying quantitative reliability for programs that execute on unreliable hardware","author":"Carbin","year":"2013"},{"key":"2026032901222934500_ref049","first-page":"37","article-title":"Automatically identifying critical input regions and code in applications","author":"Carbin","year":"2010"},{"key":"2026032901222934500_ref050","first-page":"34","article-title":"Heuristics for dynamic task mapping in NoC-based heterogeneous MPSoCs","author":"Carvalho","year":"2007"},{"key":"2026032901222934500_ref051","first-page":"1266","article-title":"Communication-aware mapping of KPN applications onto heterogeneous MPSoCs","author":"Castrillon","year":"2012"},{"key":"2026032901222934500_ref052","first-page":"142","article-title":"A methodology for design of application specific deadlock-free routing algorithms for NoC systems","author":"Catania","year":"2006"},{"key":"2026032901222934500_ref053","first-page":"354","article-title":"On-chip aging sensor to monitor NBTI effect in nano-scale SRAM","author":"Ceratti","year":"2012"},{"key":"2026032901222934500_ref054","first-page":"51:1","article-title":"VSSD: Performance Isolation in a Solid-State Drive","volume-title":"ACM Trans. Des. Autom. Electron. Syst","author":"Chang","year":"2015"},{"key":"2026032901222934500_ref055","first-page":"868","article-title":"Regional ACO-based cascaded adaptive routing for traffic balancing in mesh-based network-on-chip systems","volume-title":"IEEE Transactions on Computers","author":"Chang","year":"2015"},{"key":"2026032901222934500_ref056","first-page":"113","article-title":"Path-congestion-aware adaptive routing with a contention prediction scheme for network-on-chip systems","volume-title":"IEEE Transactions on computer-aided design of Integrated circuits and systems","author":"Chang","year":"2014"},{"key":"2026032901222934500_ref057","first-page":"9","article-title":"HAT: Heterogeneous adaptive throttling for on-chip networks","author":"Chang","year":"2012"},{"key":"2026032901222934500_ref058","first-page":"1373","article-title":"Enhancing Multicore Reliability through Wear Compensation in Online Assignment and Scheduling","author":"Chantem","year":"2013"},{"key":"2026032901222934500_ref059","doi-asserted-by":"crossref","DOI":"10.1109\/JSTQE.2012.2228170","article-title":"Runtime Management of Laser Power in Silicon-Photonic Multibus NoC Architecture","volume-title":"IEEE Journal of Selected Topics in Quantum Electronics","author":"Chen","year":"2013"},{"key":"2026032901222934500_ref060","doi-asserted-by":"crossref","DOI":"10.7873\/DATE.2013.080","article-title":"SMART: A single-cycle reconfigurable NoC for SoC applications","author":"Chen","year":"2013"},{"key":"2026032901222934500_ref061","first-page":"22","article-title":"Hystor: Making the Best Use of Solid State Drives in High Performance Storage Systems","author":"Chen","year":"2011"},{"key":"2026032901222934500_ref062","first-page":"620","article-title":"Application mapping for chip multiprocessors","author":"Chen","year":"2008"},{"issue":"11","key":"2026032901222934500_ref063","doi-asserted-by":"crossref","first-page":"3441","DOI":"10.1109\/TC.2016.2532862","article-title":"Task Mapping for Redundant Multithreading in Multi-Cores with Reliability and Performance Heterogeneity","volume":"65","author":"Chen","year":"2016","journal-title":"IEEE Transactions on Computers"},{"key":"2026032901222934500_ref064","first-page":"8:1","article-title":"Adaptive Workload-aware Task Scheduling for single-ISA Asymmetric Multicore Architectures","volume-title":"ACM Trans. Archit. Code Optim","author":"Chen","year":"2014"},{"key":"2026032901222934500_ref065","first-page":"269","article-title":"DianNao: A Small-Footprint High-Throughput Accelerator for Ubiquitous Machine-Learning","author":"Chen","year":"2014"},{"key":"2026032901222934500_ref066","first-page":"1","article-title":"Run-time technique for simultaneous aging and power optimization in GPGPUs","author":"Chen","year":"2014"},{"key":"2026032901222934500_ref067","first-page":"609","article-title":"DaDianNao: A Machine-Learning Supercomputer","author":"Chen","year":"2014"},{"key":"2026032901222934500_ref068","first-page":"838","article-title":"Path-Diversity-Aware Fault-Tolerant Routing Algorithm for Network-on-Chip Systems","volume-title":"IEEE Transactions on Parallel and Distributed Systems","author":"Chen","year":"2017"},{"key":"2026032901222934500_ref069","doi-asserted-by":"crossref","DOI":"10.7873\/DATE.2015.0992","article-title":"Distributed Reinforcement Learning for Power Limited Many-core System Performance Optimization","author":"Chen","year":"2015"},{"key":"2026032901222934500_ref070","first-page":"1521","article-title":"Distributed Reinforcement Learning for Power Limited Many-core System Performance Optimization","author":"Chen","year":"2015"},{"key":"2026032901222934500_ref071","first-page":"1","article-title":"Self Adaptive Application Level Fault Tolerance for Parallel and Distributed Computing","author":"Chen","year":"2007"},{"key":"2026032901222934500_ref072","first-page":"1746","article-title":"Low-power design for real-time systems","author":"Cheng","year":"1997"},{"key":"2026032901222934500_ref073","first-page":"455","article-title":"Managing distributed, shared L2 caches through OS-level page allocation","author":"Cho","year":"2006"},{"key":"2026032901222934500_ref074","article-title":"Energy- and Performance-Aware Incremental Mapping for Networks on Chip With Multiple Voltage Levels","volume-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","author":"Chou","year":"2008"},{"key":"2026032901222934500_ref075","first-page":"1","article-title":"FARM: Fault-aware resource management in NoC-based multiprocessor platforms","author":"Chou","year":"2011"},{"issue":"10","key":"2026032901222934500_ref076","doi-asserted-by":"crossref","first-page":"1866","DOI":"10.1109\/TCAD.2008.2003301","article-title":"Energy-and performance-aware incremental mapping for networks on chip with multiple voltage levels","volume":"27","author":"Chou","year":"2008","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2026032901222934500_ref077","first-page":"65","article-title":"Dynamic Buffer Allocation for thermal-aware 3D network-on-chip systems","author":"Chou","year":"2017"},{"key":"2026032901222934500_ref078","first-page":"173","article-title":"Dithering-Based Power and Thermal Management on FPGA-Based Multi-core Embedded Systems","author":"Christoforakis","year":"2015"},{"key":"2026032901222934500_ref079","first-page":"77","article-title":"Dynamic power management for nonstationary service requests","author":"Chung","year":"1999"},{"key":"2026032901222934500_ref080","doi-asserted-by":"crossref","DOI":"10.1145\/2155620.2155641","article-title":"Pack & Cap: Adaptive DVFS and Thread Packing Under Power Caps","author":"Cochran","year":"2011"},{"issue":"10","key":"2026032901222934500_ref081","doi-asserted-by":"crossref","first-page":"1503","DOI":"10.1109\/TCAD.2009.2026357","article-title":"Utilizing Predictors for Efficient Thermal Management in Multiprocessor SoCs","volume":"28","author":"Coskun","year":"2009","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2026032901222934500_ref082","doi-asserted-by":"crossref","DOI":"10.1109\/DATE.2007.364540","article-title":"Temperature Aware Task Scheduling in MPSoCs","author":"Coskun","year":"2007"},{"key":"2026032901222934500_ref083","first-page":"169","article-title":"Evaluating the Impact of Job Scheduling and Power Management on Processor Lifetime for Chip Multiprocessors","author":"Coskun","year":"2009"},{"key":"2026032901222934500_ref084","first-page":"43","article-title":"DTail : A Flexible Approach to DRAM Refresh Management","author":"Cui","year":"2014"},{"key":"2026032901222934500_ref085","first-page":"125","article-title":"Hybrid path-diversity-dominant output selection method for Network-on-Chip systems","author":"Dai","year":"2017"},{"key":"2026032901222934500_ref086","first-page":"466","article-title":"Deadlock-free adaptive routing in multicomputer networks using virtual channels","volume-title":"IEEE transactions on Parallel and Distributed Systems","author":"Dally","year":"1993"},{"key":"2026032901222934500_ref087","first-page":"684","article-title":"Route Packets, Not Wires: On-chip Inte-connection Networks","author":"Dally","year":"2001"},{"key":"2026032901222934500_ref088","first-page":"170:1","article-title":"Reinforcement Learning-Based Inter- and Intra-Application Thermal Optimization for Lifetime Improvement of Multicore Systems","author":"Das","year":"2014"},{"key":"2026032901222934500_ref089","doi-asserted-by":"crossref","DOI":"10.1109\/ISLPED.2015.7273508","article-title":"Hardware-software interaction for run-time power optimization: A case study of embedded Linux on multicore smartphones","author":"Das","year":"2015"},{"key":"2026032901222934500_ref090","first-page":"257","article-title":"Dynamic power management of voltage-frequency island partitioned Networks-on-Chip using Intel s Single-chip Cloud Computer","author":"David","year":"2011"},{"key":"2026032901222934500_ref091","first-page":"26","article-title":"Dynamic task mapping for MPSoCs","volume-title":"IEEE Design & Test of Computers","author":"Carvalho","year":"2010"},{"key":"2026032901222934500_ref092","first-page":"77","article-title":"Paragon: QoS-aware Scheduling for Heterogeneous Datacenters","author":"Delimitrou","year":"2013"},{"key":"2026032901222934500_ref093","first-page":"127","article-title":"Quasar: Resource-efficient and QoS-aware Cluster Management","author":"Delimitrou","year":"2014"},{"key":"2026032901222934500_ref094","first-page":"275","article-title":"Shortest-path algorithms: Taxonomy and annotation","volume-title":"Networks","author":"Deo","year":"1984"},{"key":"2026032901222934500_ref095","first-page":"155","article-title":"Back Suction: Service Guarantees for Latency-Sensitive On-chip Networks","author":"Diemer","year":"2010"},{"key":"2026032901222934500_ref096","first-page":"529","article-title":"Efficient throughput-guarantees for latency-sensitive networks-on-chip","author":"Diemer","year":"2010"},{"key":"2026032901222934500_ref097","article-title":"Leveraging Simultaneous Multithreading for Adaptive Thermal Control","author":"Donald","year":"2005"},{"key":"2026032901222934500_ref098","first-page":"921","article-title":"Gain scheduled control for nonlinear power management in CMPs","author":"Donyanavard","year":"2018"},{"key":"2026032901222934500_ref099","doi-asserted-by":"crossref","DOI":"10.1145\/2749469.2750389","article-title":"ShiDianNao : Shifting Vision Processing Closer to the Sensor","author":"Du","year":"2015"},{"key":"2026032901222934500_ref100","first-page":"22:1","article-title":"Toward Smart Embedded Systems: A Self-aware System-on-Chip (SoC) Perspective","volume-title":"ACM Trans. Embed. Comput. Syst","author":"Dutt","year":"2016"},{"key":"2026032901222934500_ref101","first-page":"335","article-title":"Fairness via Source Throttling: A Configurable and High-performance Fairness Substrate for Multi-core Memory Systems","author":"Ebrahimi","year":"2010"},{"key":"2026032901222934500_ref102","first-page":"1388","article-title":"Embracing approximate computing for energy-efficient motion estimation in high efficiency video coding","author":"El-Harouni","year":"2017"},{"key":"2026032901222934500_ref103","first-page":"375","article-title":"Exploiting Intra-Request Slack to Improve SSD Performance","volume-title":"SIGARCH Comput. Archit. News","author":"Elyasi","year":"2017"},{"key":"2026032901222934500_ref104","first-page":"31","article-title":"Approximate Acceleration: A Path Through the Era of Dark Silicon and Big Data","author":"Esmaeilzadeh","year":"2015"},{"key":"2026032901222934500_ref105","first-page":"301","article-title":"Architecture support for disciplined approximate programming","author":"Esmaeilzadeh","year":"2012"},{"key":"2026032901222934500_ref106","first-page":"449","article-title":"Neural Acceleration for General-Purpose Approximate Programs","author":"Esmaeilzadeh","year":"2012"},{"key":"2026032901222934500_ref107","first-page":"42","article-title":"System-Level Performance Metrics for Multiprogram Workloads","volume-title":"IEEE Micro","author":"Eyerman","year":"2008"},{"key":"2026032901222934500_ref108","first-page":"760","article-title":"ADAM: run-time agent-based distributed application mapping for on-chip communication","author":"Faruque","year":"2008"},{"key":"2026032901222934500_ref109","doi-asserted-by":"crossref","DOI":"10.1145\/2463209.2488782","article-title":"Smart hill climbing for agile dynamic mapping in many-core systems","author":"Fattah","year":"2013"},{"key":"2026032901222934500_ref110","first-page":"349","article-title":"Adjustable contiguity of run-time task allocation in networked many-core systems","author":"Fattah","year":"2014"},{"key":"2026032901222934500_ref111","first-page":"364","article-title":"CoNA: Dynamic application mapping for congestion reduction in many-core systems","author":"Fattah","year":"2012"},{"key":"2026032901222934500_ref112","doi-asserted-by":"crossref","DOI":"10.1145\/1921249.1921254","article-title":"A Reconfigurable Fault-tolerant Deflection Routing Algorithm Based on Reinforcement Learning for Networks-on-Chip","author":"Feng","year":"2010"},{"key":"2026032901222934500_ref113","doi-asserted-by":"crossref","DOI":"10.1587\/transinf.E95.D.1519","article-title":"A 1-cycle 1.25GHz Bufferless Router for 3D Network-on-Chip","volume-title":"IEICE Transactions on Information and Systems","author":"Feng","year":"2012"},{"key":"2026032901222934500_ref114","first-page":"132","article-title":"Impact of Selection Functions on Routing Algorithm Performance in Multicomputer Networks","author":"Feng","year":"1997"},{"key":"2026032901222934500_ref115","first-page":"1","article-title":"MT-SBST: Self-test optimization in multithreaded multicore architectures","author":"Foutris","year":"2010"},{"key":"2026032901222934500_ref116","first-page":"65","article-title":"Performance-aware task management and frequency scaling in embedded systems","author":"Gaspar","year":"2014"},{"key":"2026032901222934500_ref117","first-page":"658","article-title":"PowerPack: Energy Profiling and Analysis of High-Performance Systems and Applications","volume-title":"IEEE Transactions on Parallel and Distributed Systems","author":"Ge","year":"2010"},{"key":"2026032901222934500_ref118","first-page":"77:1","article-title":"Error Propagation Aware Timing Relaxation For Approximate Near Threshold Computing","author":"Gebregiorgis","year":"2017"},{"key":"2026032901222934500_ref119","first-page":"84","article-title":"Improving Memory Scheduling via Processor-side Load Criticality Information","author":"Ghose","year":"2013"},{"key":"2026032901222934500_ref120","first-page":"278","article-title":"The Turn Model for Adaptive Routing","author":"Glass","year":"1992"},{"key":"2026032901222934500_ref121","first-page":"180:1","article-title":"Hayat: Harnessing Dark Silicon and Variability for Aging Deceleration and Balancing","author":"Gnad","year":"2015"},{"key":"2026032901222934500_ref122","first-page":"203","article-title":"Regional congestion awareness for load balance in networks-on-chip","author":"Gratz","year":"2008"},{"key":"2026032901222934500_ref123","first-page":"615","article-title":"BRAINIAC: Bringing reliable accuracy into neurally-implemented approximate computing","author":"Grigorian","year":"2015"},{"key":"2026032901222934500_ref124","first-page":"163","article-title":"Express cube topologies for on-chip interconnects","author":"Grot","year":"2009"},{"key":"2026032901222934500_ref125","first-page":"401","article-title":"Kilo-NOC: A Heterogeneous Network-on-chip Architecture for Scalability and Service Guarantees","author":"Grot","year":"2011"},{"key":"2026032901222934500_ref126","first-page":"268","article-title":"Preemptive Virtual Clock: A Flexible, Efficient, and Cost-effective QOS Scheme for Networks-on-chip","author":"Grot","year":"2009"},{"key":"2026032901222934500_ref127","first-page":"1","article-title":"A review of dynamic power management methods in NoC under emerging design considerations","author":"Guang","year":"2009"},{"key":"2026032901222934500_ref128","first-page":"21","article-title":"From chaos to QoS: case studies in CMP resource management","volume-title":"ACM SIGARCH Computer Architecture News","author":"Guo","year":"2007"},{"key":"2026032901222934500_ref129","first-page":"343","article-title":"A framework for providing quality of service in chip multi-processors","author":"Guo","year":"2007"},{"key":"2026032901222934500_ref130","first-page":"229","article-title":"DFTL: A Flash Translation Layer Employing Demand-based Selective Caching of Page-level Address Mappings","volume-title":"SIGPLAN Not","author":"Gupta","year":"2009"},{"key":"2026032901222934500_ref131","first-page":"141","article-title":"The StageNet fabric for constructing resilient multicore systems","author":"Gupta","year":"2008"},{"key":"2026032901222934500_ref132","first-page":"1","article-title":"STAFF: online learning with stabilized adaptive forgetting factor and feature selection algorithm","author":"Gupta","year":"2018"},{"key":"2026032901222934500_ref133","first-page":"1","article-title":"Adaptive performance prediction for integrated GPUs","author":"Gupta","year":"2016"},{"key":"2026032901222934500_ref134","first-page":"169","article-title":"DRPM: dynamic speed control for power management in server class disks","author":"Gurumurthi","year":"2003"},{"key":"2026032901222934500_ref135","first-page":"37","article-title":"Dynamic Power Management for wearable devices with Non-Volatile Memory","author":"Ha","year":"2017"},{"key":"2026032901222934500_ref136","first-page":"1","article-title":"MapPro: Proactive Runtime Mapping for Dynamic Workloads by Quantifying Ripple Effect of Applications on Networks-on-Chip","author":"Haghbayan","year":"2015"},{"key":"2026032901222934500_ref137","first-page":"854","article-title":"A lifetime-aware runtime mapping approach for many-core systems in the dark silicon era","author":"Haghbayan","year":"2016"},{"issue":"9","key":"2026032901222934500_ref138","doi-asserted-by":"crossref","first-page":"1599","DOI":"10.1109\/TC.2017.2691009","article-title":"Performance\/Reliability-Aware Resource Management for Many-Cores in Dark Silicon Era","volume":"66","author":"Haghbayan","year":"2017","journal-title":"IEEE Transactions on Computers"},{"issue":"3","key":"2026032901222934500_ref139","doi-asserted-by":"crossref","first-page":"730","DOI":"10.1109\/TC.2015.2481411","article-title":"A Power-Aware Approach for Online Test Scheduling in Many-Core Architectures","volume":"65","author":"Haghbayan","year":"2016","journal-title":"IEEE Transactions on Computers"},{"key":"2026032901222934500_ref140","first-page":"110","article-title":"Proactive thermal management using memory based computing","author":"Hajimiri","year":"2013"},{"key":"2026032901222934500_ref141","first-page":"56","article-title":"Scenario-Based Resource Prediction for QoS-Aware Media Processing","volume-title":"Computer","author":"Hamers","year":"2010"},{"key":"2026032901222934500_ref142","first-page":"122","article-title":"mSWAT: Low-cost hardware fault detection and diagnosis for multicore systems","author":"Hari","year":"2009"},{"key":"2026032901222934500_ref143","first-page":"13","article-title":"Lifetime improvement through runtime wear-based task mapping","author":"Hartman","year":"2012"},{"key":"2026032901222934500_ref144","first-page":"625","article-title":"A scalable noc router design providing qos support using weighted round robin scheduling","author":"Hei\u00dfwolf","year":"2012"},{"key":"2026032901222934500_ref145","article-title":"Network on Chip: An architecture for billion transistor era","author":"Hemani","year":"2000"},{"key":"2026032901222934500_ref146","doi-asserted-by":"crossref","DOI":"10.1145\/1283780.1283790","article-title":"Analysis of dynamic voltage\/frequency scaling in chip-multiprocessors","author":"Herbert","year":"2007"},{"key":"2026032901222934500_ref147","first-page":"657","article-title":"Cache QoS: From concept to reality in the Intel\u00ae Xeon\u00ae processor E5-2600 v3 product family","author":"Herdrich","year":"2016"},{"key":"2026032901222934500_ref148","first-page":"358","article-title":"Logic BIST for large industrial designs: real issues and case studies","author":"Hetherington","year":"1999"},{"key":"2026032901222934500_ref149","first-page":"63","article-title":"Efficient floating point precision tuning for approximate computing","author":"Ho","year":"2017"},{"key":"2026032901222934500_ref150","first-page":"347","article-title":"Application heartbeats for software performance and health","volume-title":"SIGPLAN Not","author":"Hoffmann","year":"2010"},{"issue":"4","key":"2026032901222934500_ref151","doi-asserted-by":"crossref","first-page":"199","DOI":"10.1145\/2248487.1950390","article-title":"Dynamic knobs for responsive power-aware computing","volume":"47","author":"Hoffmann","year":"2012","journal-title":"ACM SIGPLAN Notices"},{"key":"2026032901222934500_ref152","first-page":"821","article-title":"Process variation aware thread mapping for chip multiprocessors","author":"Hong","year":"2009"},{"key":"2026032901222934500_ref153","first-page":"8","article-title":"Low-power digital design","author":"Horowitz","year":"1994"},{"key":"2026032901222934500_ref154","first-page":"108","article-title":"A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS","author":"Howard","year":"2010"},{"key":"2026032901222934500_ref155","article-title":"A Power-Aware Run-Time System for HighPerformance Computing","author":"Hsu","year":"2005"},{"key":"2026032901222934500_ref156","first-page":"233","article-title":"Energy-aware mapping for tile-based NoC architectures under performance constraints","author":"Hu","year":"2003"},{"key":"2026032901222934500_ref157","article-title":"Exploiting the routing flexibility for energy\/performance aware mapping of regular NoC architectures","author":"Hu","year":"2003"},{"key":"2026032901222934500_ref158","first-page":"260","article-title":"DyAD: smart routing for networks-on-chip","author":"Hu","year":"2004"},{"issue":"4","key":"2026032901222934500_ref159","doi-asserted-by":"crossref","first-page":"551","DOI":"10.1109\/TCAD.2005.844106","article-title":"Energy-and performance-aware mapping for regular NoC architectures","volume":"24","author":"Hu","year":"2005","journal-title":"IEEE Transactions on computer-aided design of integrated circuits and systems"},{"key":"2026032901222934500_ref160","first-page":"504","article-title":"A Methodology for Energy-quality Tradeoff Using Imprecise Hardware","author":"Huang","year":"2012"},{"key":"2026032901222934500_ref161","first-page":"23","article-title":"Adaptive Dynamic Power Management for Hard Real-Time Systems","author":"Huang","year":"2009"},{"key":"2026032901222934500_ref162","first-page":"326","article-title":"Performance Yield-driven Task Allocation and Scheduling for MPSoCs Under Process Variation","author":"Huang","year":"2010"},{"key":"2026032901222934500_ref163","first-page":"387","article-title":"Customer-aware task allocation and scheduling for multi-mode MPSoCs","author":"Huang","year":"2011"},{"key":"2026032901222934500_ref164","first-page":"250","article-title":"Saving energy with architectural and frequency adaptations for multimedia applications","author":"Hughes","year":"2001"},{"key":"2026032901222934500_ref165","first-page":"349","article-title":"An area efficient temperature sensor with software calibration for mobile application","author":"Hwang","year":"2010"},{"key":"2026032901222934500_ref166","first-page":"347","article-title":"An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget","author":"Isci","year":"2006"},{"key":"2026032901222934500_ref167","first-page":"359","article-title":"Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management","author":"Isci","year":"2006"},{"key":"2026032901222934500_ref168","first-page":"197","article-title":"Voltage scheduling problem for dynamically variable voltage processors","author":"Ishihara","year":"1998"},{"key":"2026032901222934500_ref169","first-page":"25","article-title":"QoS Policies and Architecture for Cache\/Memory in CMP Platforms","author":"Iyer","year":"2007"},{"key":"2026032901222934500_ref170","doi-asserted-by":"crossref","DOI":"10.1109\/ISQED.2018.8357315","article-title":"Hierarchical Dynamic Goal Management for IoT Systems","author":"Jantsch","year":"2018"},{"issue":"6","key":"2026032901222934500_ref171","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/MDAT.2017.2757143","article-title":"Self-Awareness in Systems on Chip - A Survey","volume":"34","author":"Jantsch","year":"2017","journal-title":"IEEE Design Test"},{"key":"2026032901222934500_ref172","article-title":"Failure mechanisms and models for semiconductor devices","volume-title":"JEDEC Publication JEP122G","author":"JEDEC Solid State Tech. Ass.","year":"2010"},{"issue":"3","key":"2026032901222934500_ref173","doi-asserted-by":"crossref","first-page":"567","DOI":"10.1007\/s10922-014-9307-7","article-title":"Resource Management in Clouds: Survey and Research Challenges","volume":"23","author":"Jennings","year":"2015","journal-title":"Journal of Network and Systems Management"},{"key":"2026032901222934500_ref174","first-page":"223","article-title":"Bottleneck Identification and Scheduling in Multithreaded Applications","author":"Joao","year":"2012"},{"key":"2026032901222934500_ref175","first-page":"154","article-title":"Utility-based Acceleration of Multithreaded Applications on Asymmetric CMPs","author":"Joao","year":"2013"},{"key":"2026032901222934500_ref176","first-page":"452","article-title":"Stochastic Dynamic Thermal Management: A Markovian Decision-based Approach","author":"Jung","year":"2006"},{"key":"2026032901222934500_ref177","first-page":"146","article-title":"Towards platform level power management in mobile systems","author":"Kadjo","year":"2014"},{"key":"2026032901222934500_ref178","unstructured":"Kaggle Inc.\n           (2017), \u2018The State of Data Science and Machine Learning \u2019. https:\/\/www.kaggle.com\/surveys\/2017. Accessed: 2018-08-08."},{"key":"2026032901222934500_ref179","first-page":"1","article-title":"Accelerated online error detection in many-core microprocessor architectures","author":"Kaliorakis","year":"2014"},{"key":"2026032901222934500_ref180","first-page":"122:1","article-title":"Approximation Knob: Power Capping Meets Energy Efficiency","author":"Kanduri","year":"2016"},{"key":"2026032901222934500_ref181","doi-asserted-by":"crossref","DOI":"10.1109\/ICCD.2015.7357167","article-title":"Dark silicon aware runtime mapping for many-core systems: A patterning approach","author":"Kanduri","year":"2015"},{"key":"2026032901222934500_ref182","doi-asserted-by":"crossref","DOI":"10.1109\/TC.2018.2805683","article-title":"adBoost: Thermal Aware Performance Boosting through Dark Silicon Patterning","volume-title":"IEEE Transactions on Computers","author":"Kanduri","year":"2018"},{"key":"2026032901222934500_ref183","first-page":"39","article-title":"Approximation-Aware Coordinated Power\/Performance Management for Heterogeneous Multi-cores","author":"Kanduri","year":"2018"},{"key":"2026032901222934500_ref184","first-page":"1897","article-title":"CNoC: high-radix clos network-on-chip","volume-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","author":"Kao","year":"2011"},{"key":"2026032901222934500_ref185","first-page":"1060","article-title":"VARSHA: Variation and reliability-aware application scheduling with adaptive parallelism in the dark-silicon era","author":"Kapadia","year":"2015"},{"issue":"4","key":"2026032901222934500_ref186","doi-asserted-by":"crossref","first-page":"476","DOI":"10.1109\/TVLSI.2007.915477","article-title":"Multi-Mechanism Reliability Modeling and Management in Dynamic Systems","volume":"16","author":"Karl","year":"2008","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"2026032901222934500_ref187","first-page":"447","article-title":"The BubbleWrap Many-core: Popping Cores for Sequential Acceleration","author":"Karpuzcu","year":"2009"},{"key":"2026032901222934500_ref188","first-page":"729","article-title":"Ubik: Efficient Cache Sharing with Strict Qos for Latency-critical Workloads","author":"Kasture","year":"2014"},{"key":"2026032901222934500_ref189","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1016\/j.vlsi.2017.03.013","article-title":"Contemporary CMOS aging mitigation techniques: Survey, taxonomy, and methods","volume":"59","author":"Khoshavi","year":"2017","journal-title":"Integration, the VLSI Journal"},{"key":"2026032901222934500_ref190","first-page":"554","article-title":"Rumba: An online quality management system for approximate computing","author":"Khudia","year":"2015"},{"key":"2026032901222934500_ref191","first-page":"172","article-title":"Flattened butterfly topology for on-chip networks","author":"Kim","year":"2007"},{"key":"2026032901222934500_ref192","first-page":"77","article-title":"Technology-Driven, Highly-Scalable Dragonfly Topology","author":"Kim","year":"2008"},{"key":"2026032901222934500_ref193","doi-asserted-by":"crossref","DOI":"10.1109\/TVLSI.2017.2700726","article-title":"Imitation Learning for Dynamic VFI Control in Large-Scale Manycore Systems","volume-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","author":"Kim","year":"2017"},{"key":"2026032901222934500_ref194","first-page":"111","article-title":"Fair cache sharing and partitioning in a chip multiprocessor architecture","author":"Kim","year":"2004"},{"key":"2026032901222934500_ref195","first-page":"463","article-title":"Learning-based dynamic reliability management for dark silicon processor considering EM effects","author":"Kim","year":"2016"},{"key":"2026032901222934500_ref196","article-title":"ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers","author":"Kim","year":"2010"},{"key":"2026032901222934500_ref197","first-page":"65","article-title":"Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior","author":"Kim","year":"2010"},{"key":"2026032901222934500_ref198","first-page":"697","article-title":"System-level Synthesis of Low-power Hard Real-time Systems","author":"Kirovski","year":"1997"},{"key":"2026032901222934500_ref199","first-page":"431","article-title":"Bolt: on-demand infinite loop escape in unmodified binaries","author":"Kling","year":"2012"},{"issue":"3","key":"2026032901222934500_ref200","doi-asserted-by":"crossref","first-page":"13:1","DOI":"10.1145\/2187671.2187675","article-title":"Recent Thermal Management Techniques for Microprocessors","volume":"44","author":"Kong","year":"2012","journal-title":"ACM Computing Surveys"},{"key":"2026032901222934500_ref201","volume-title":"Fault-Tolerant Systems","author":"Koren","year":"2007","edition":"1st"},{"key":"2026032901222934500_ref202","first-page":"125","article-title":"Bias Scheduling in Heterogeneous Multi-core Architectures","author":"Koufaty","year":"2010"},{"key":"2026032901222934500_ref203","first-page":"156","article-title":"Voltage-clock-scaling adaptive scheduling techniques for low power in hard real-time systems","author":"Krishna","year":"2000"},{"key":"2026032901222934500_ref204","first-page":"292","article-title":"Code transformations for low power caching in embedded multimedia processors","author":"Kulkarni","year":"1998"},{"key":"2026032901222934500_ref205","first-page":"32","article-title":"Heterogeneous Chip Multiprocessors","volume-title":"Computer","author":"Kumar","year":"2005"},{"key":"2026032901222934500_ref206","article-title":"Managing power and performance for system-on-chip designs using Voltage Islands","author":"Lackey","year":"2002"},{"key":"2026032901222934500_ref207","first-page":"317","article-title":"Utilizing Dynamically Coupled Cores to Form a Resilient Chip Multiprocessor","author":"LaFrieda","year":"2007"},{"key":"2026032901222934500_ref208","first-page":"161","article-title":"Input Responsiveness: Using Canary Inputs to Dynamically Steer Approximation","author":"Laurenzano","year":"2016"},{"issue":"7","key":"2026032901222934500_ref209","doi-asserted-by":"crossref","first-page":"920","DOI":"10.1109\/TC.2018.2789904","article-title":"Aging-aware Workload Management on Embedded GPU Under Process Variation","volume":"67","author":"Lee","year":"2018","journal-title":"IEEE Transactions on Computers"},{"key":"2026032901222934500_ref210","first-page":"89","article-title":"Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks","author":"Lee","year":"2008"},{"key":"2026032901222934500_ref211","first-page":"520","article-title":"Runtime Thermal Management for 3-D Chip-Multiprocessors With Hybrid SRAM\/MRAM L2 Cache","volume-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","author":"Lee","year":"2015"},{"key":"2026032901222934500_ref212","first-page":"806","article-title":"Run-time voltage hopping for low-power realtime systems","author":"Lee","year":"2000"},{"key":"2026032901222934500_ref213","first-page":"1632","article-title":"A control-based middleware framework for quality-of-service adaptations","volume-title":"IEEE journal on selected areas in communications","author":"Li","year":"1999"},{"key":"2026032901222934500_ref214","first-page":"17:1","article-title":"Dynamic QoS Management for Chip Multiprocessors","volume-title":"ACM Trans. Archit. Code Optim","author":"Li","year":"2012"},{"key":"2026032901222934500_ref215","first-page":"700","article-title":"CoQoS: Coordinating QoS-aware shared resources in NoC-based SoCs","volume-title":"Journal of Parallel and Distributed Computing","author":"Li","year":"2011"},{"key":"2026032901222934500_ref216","first-page":"104:1","article-title":"Joint Precision Optimization and High Level Synthesis for Approximate Computing","author":"Li","year":"2015"},{"key":"2026032901222934500_ref217","first-page":"849","article-title":"DyXY: A Proximity Congestion-aware Deadlock-free Dynamic Routing Method for Network on Chip","author":"Li","year":"2006"},{"key":"2026032901222934500_ref218","doi-asserted-by":"crossref","DOI":"10.1109\/CLUSTER.2017.130","article-title":"Utility-Based Hybrid Memory Management","author":"Li","year":"2017"},{"key":"2026032901222934500_ref219","first-page":"153","article-title":"A Task-level Hierarchical Memory Model for System Synthesis of Multiprocessors","author":"Li","year":"1997"},{"key":"2026032901222934500_ref220","first-page":"1042","article-title":"Temperature and supply Voltage aware performance and power modeling at microarchitecture level","volume-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","author":"Liao","year":"2005"},{"key":"2026032901222934500_ref221","first-page":"369","article-title":"PuDianNao : A Polyvalent Machine Learning Accelerator","author":"Liu","year":"2015"},{"key":"2026032901222934500_ref222","first-page":"840","article-title":"Power-aware scheduling under timing constraints for mission-critical embedded systems","author":"Liu","year":"2001"},{"issue":"11","key":"2026032901222934500_ref223","first-page":"943","article-title":"A survey of the research on power management techniques for high-performance systems","volume":"40","author":"Liu","year":"2010","journal-title":"Software: Practice and Experience"},{"key":"2026032901222934500_ref224","first-page":"301","article-title":"Towards Energy Proportionality for Large-scale Latency-critical Workloads","author":"Lo","year":"2014"},{"key":"2026032901222934500_ref225","first-page":"450","article-title":"Heracles: Improving Resource Efficiency at Scale","author":"Lo","year":"2015"},{"key":"2026032901222934500_ref226","first-page":"1084","article-title":"Thermal-aware dynamic page allocation policy by future access patterns for Hybrid Memory Cube (HMC)","author":"Lo","year":"2016"},{"key":"2026032901222934500_ref227","first-page":"856","article-title":"PACE: a new approach to dynamic voltage scaling","volume-title":"IEEE Transactions on Computers","author":"Lorch","year":"2004"},{"key":"2026032901222934500_ref228","first-page":"444","article-title":"Battery-aware static scheduling for distributed real-time embedded systems","author":"Luo","year":"2001"},{"issue":"1","key":"2026032901222934500_ref229","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/TPDS.2006.12","article-title":"Layered routing in irregular networks","volume":"17","author":"Lysne","year":"2006","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"2026032901222934500_ref230","first-page":"13","article-title":"PGCapping: Exploiting Power Gating for Power Capping and Core Lifetime Balancing in CMPs","author":"Ma","year":"2012"},{"key":"2026032901222934500_ref231","first-page":"413","article-title":"DBAR: An Efficient Routing Algorithm to Support Multiple Concurrent Applications in Networks-on-chip","author":"Ma","year":"2011"},{"key":"2026032901222934500_ref232","first-page":"529","article-title":"Holistic routing algorithm design to support workload consolidation in NoCs","volume-title":"IEEE Transactions on Computers","author":"Ma","year":"2014"},{"key":"2026032901222934500_ref233","first-page":"227","article-title":"A user-customizable energy-adaptive combined static\/dynamic scheduler for mobile applications","author":"Ma","year":"2000"},{"issue":"6","key":"2026032901222934500_ref234","doi-asserted-by":"crossref","first-page":"1895","DOI":"10.1109\/TVLSI.2017.2669144","article-title":"Improving SystemLevel Lifetime Reliability of Multicore Soft Real-Time Systems","volume":"25","author":"Ma","year":"2017","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"2026032901222934500_ref235","first-page":"446","article-title":"An on-line framework for improving reliability of real-time systems on \u201cbig-little\u201d type MPSoCs","author":"Ma","year":"2017"},{"key":"2026032901222934500_ref236","first-page":"201","article-title":"Decision Making in Autonomic Computing Systems: Comparison of Approaches and Techniques","author":"Maggio","year":"2011"},{"key":"2026032901222934500_ref237","first-page":"66","article-title":"Towards Statistical Guarantees in Controlling Quality Tradeoffs for Approximate Acceleration","author":"Mahajan","year":"2016"},{"issue":"2","key":"2026032901222934500_ref238","doi-asserted-by":"crossref","first-page":"160","DOI":"10.1109\/12.2145","article-title":"Concurrent error detection using watchdog processors-a survey","volume":"37","author":"Mahmood","year":"1988","journal-title":"IEEE Transactions on Computers"},{"key":"2026032901222934500_ref239","first-page":"685","article-title":"Energy and Power Aware Job Scheduling and Resource Management: Global Survey \u2014 Initial Analysis","author":"Maiterth","year":"2018"},{"key":"2026032901222934500_ref240","first-page":"3701","article-title":"Adaptive routing in network-on-chips using a dynamic-programming network","volume-title":"IEEE Transactions on industrial electronics","author":"Mak","year":"2011"},{"key":"2026032901222934500_ref241","first-page":"3239","article-title":"Variable voltage task scheduling for minimizing energy or minimizing power","author":"Manzak","year":"2000"},{"key":"2026032901222934500_ref242","first-page":"279","article-title":"Variable voltage task scheduling algorithms for minimizing energy","author":"Manzak","year":"2001"},{"key":"2026032901222934500_ref243","doi-asserted-by":"crossref","DOI":"10.1109\/TCAD.2008.2010691","article-title":"Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives","volume-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","author":"Marculescu","year":"2009"},{"key":"2026032901222934500_ref244","first-page":"248","article-title":"Bubble-Up: Increasing Utilization in Modern Warehouse Scale Computers via Sensible Co-locations","author":"Mars","year":"2011"},{"key":"2026032901222934500_ref245","doi-asserted-by":"crossref","DOI":"10.1109\/MM.2009.77","article-title":"Dynamic multicore resource management: A machine learning approach","volume-title":"IEEE Micro, 29:8-17","author":"Martinez","year":"2009"},{"issue":"526","key":"2026032901222934500_ref246","article-title":"Overview of emerging nonvolatile memory technologies","volume":"9","author":"Meena","year":"2014","journal-title":"Nanoscale Research Letters"},{"issue":"9","key":"2026032901222934500_ref247","doi-asserted-by":"crossref","first-page":"1557","DOI":"10.1109\/TCAD.2016.2611501","article-title":"WARM: Workload-Aware Reliability Management in Linux\/Android","volume":"36","author":"Mercati","year":"2017","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2026032901222934500_ref248","doi-asserted-by":"crossref","DOI":"10.1109\/TEST.2005.1584064","article-title":"A leakage control system for thermal stability during burn-in test","author":"Meterelliyoz","year":"2005"},{"key":"2026032901222934500_ref249","doi-asserted-by":"crossref","DOI":"10.1109\/DATE.2004.1269001","article-title":"Guaranteed Bandwidth using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip","author":"Millberg","year":"2004"},{"key":"2026032901222934500_ref250","first-page":"25","article-title":"Quality of service profiling","author":"Misailovic","year":"2010"},{"key":"2026032901222934500_ref251","doi-asserted-by":"crossref","DOI":"10.1145\/2694344.2694373","article-title":"A Probabilistic Graphical Model-based Approach for Minimizing Energy Under Performance Constraints","author":"Mishra","year":"2015"},{"key":"2026032901222934500_ref252","first-page":"37","article-title":"A Verification Guided Approach for Selective Program Transformations for Approximate Computing","author":"Mitra","year":"2016"},{"issue":"4","key":"2026032901222934500_ref253","doi-asserted-by":"crossref","first-page":"62:1","DOI":"10.1145\/2893356","article-title":"A Survey of Techniques for Approximate Computing","volume":"48","author":"Mittal","year":"2016","journal-title":"ACM Comput. Surv"},{"key":"2026032901222934500_ref254","doi-asserted-by":"crossref","DOI":"10.1145\/2990299.2990316","article-title":"HAMEX: heterogeneous architecture and memory exploration framework","author":"Moazzemi","year":"2016"},{"key":"2026032901222934500_ref255","first-page":"30","article-title":"Exploiting quality-energy tradeoffs with arbitrary quantization: special session paper","author":"Moreau","year":"2017"},{"key":"2026032901222934500_ref256","doi-asserted-by":"crossref","DOI":"10.1109\/HPCA.2015.7056066","article-title":"SNNAP : Approximate Computing on Programmable SoCs via Neural Acceleration","author":"Moreau","year":"2015"},{"key":"2026032901222934500_ref257","first-page":"213","article-title":"Flikker : Saving DRAM Refresh-power through Critical Data Partitioning","author":"Moscibroda","year":"2011"},{"key":"2026032901222934500_ref258","article-title":"Design Methodology for Responsive and Robust MIMO Control of Heterogeneous Multicores","volume-title":"IEEE Transactions on Multi-Scale Computing Systems","author":"Muck","year":"2018"},{"issue":"1","key":"2026032901222934500_ref259","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/TMSCS.2016.2627541","article-title":"Exploiting Heterogeneity for Aging-Aware Load Balancing in Mobile Platforms","volume":"3","author":"M\u00fcck","year":"2017","journal-title":"IEEE Transactions on Multi-Scale Computing Systems"},{"key":"2026032901222934500_ref260","first-page":"99","article-title":"Detailed design and evaluation of redundant multi-threading alternatives","author":"Mukherjee","year":"2002"},{"key":"2026032901222934500_ref261","first-page":"914","article-title":"SUN-MAP: a tool for automatic topology selection and generation for NoCs","author":"Murali","year":"2004"},{"key":"2026032901222934500_ref262","first-page":"374","article-title":"Reducing Memory Interference in Multicore Systems via Application-aware Memory Channel Partitioning","author":"Muralidhara","year":"2011"},{"issue":"2","key":"2026032901222934500_ref263","doi-asserted-by":"crossref","DOI":"10.1145\/2644816","article-title":"Performance Evaluation of Congestion-Aware Routing with DVFS on a Millimeter-Wave Small-World Wireless NoC","volume":"11","author":"Murray","year":"2014","journal-title":"J. Emerg. Technol. Comput. Syst"},{"key":"2026032901222934500_ref264","first-page":"12","article-title":"Survey of fault tolerance techniques for shared memory multicore\/multiprocessor systems","author":"Mushtaq","year":"2011"},{"issue":"1","key":"2026032901222934500_ref265","doi-asserted-by":"crossref","first-page":"104","DOI":"10.1145\/2688072","article-title":"Big data needs approximate computing: technical perspective","volume":"58","author":"Nair","year":"2015","journal-title":"Communications of the ACM"},{"key":"2026032901222934500_ref266","first-page":"397","article-title":"Reliability-Aware Scheduling on Heterogeneous Multicore Processors","author":"Naithani","year":"2017"},{"issue":"6","key":"2026032901222934500_ref267","doi-asserted-by":"crossref","first-page":"830","DOI":"10.1109\/TC.2017.2779480","article-title":"Optimizing Soft Error Reliability Through Scheduling on Heterogeneous Multicore Processors","volume":"67","author":"Naithani","year":"2018","journal-title":"IEEE Transactions on Computers"},{"key":"2026032901222934500_ref268","first-page":"28","article-title":"Dynamic voltage and frequency management for a low-power embedded microprocessor","volume-title":"IEEE Journal of Solid-State Circuits","author":"Nakai","year":"2005"},{"key":"2026032901222934500_ref269","first-page":"133","article-title":"A Unified View of Non-monotonic Core Selection and Application Steering in Heterogeneous Chip Multiprocessors","author":"Navada","year":"2013"},{"key":"2026032901222934500_ref270","doi-asserted-by":"crossref","DOI":"10.1145\/3079856.3080223","article-title":"EDDIE: EM-based detection of deviations in program execution","author":"Nazari","year":"2017"},{"key":"2026032901222934500_ref271","first-page":"604","article-title":"Automatic and Transparent Resource Contention Mitigation for Improving Large-Scale Parallel File System Performance","author":"Neuwirth","year":"2017"},{"key":"2026032901222934500_ref272","first-page":"9","article-title":"Using Balanced Data Placement to Address I\/O Contention in Production Environments","author":"Neuwirth","year":"2016"},{"key":"2026032901222934500_ref273","first-page":"391","article-title":"Low-power operation using self-timed circuits and adaptive scaling of the supply voltage","volume-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","author":"Nielsen","year":"1994"},{"key":"2026032901222934500_ref274","first-page":"1126","article-title":"Load distribution with the Proximity Congestion Awareness in a Network on Chip","author":"Nilsson","year":"2003"},{"issue":"1","key":"2026032901222934500_ref275","doi-asserted-by":"crossref","first-page":"11:1","DOI":"10.1145\/1297666.1297677","article-title":"Analysis and Optimization of Prediction-based Flow Control in Networks-on-chip","volume":"13","author":"Ogras","year":"2008","journal-title":"ACM Trans. Des. Autom. Electron. Syst"},{"key":"2026032901222934500_ref276","doi-asserted-by":"crossref","DOI":"10.1145\/1391469.1391627","article-title":"Variation-adaptive feedback control for networks-on-chip with multiple clock domains","author":"Ogras","year":"2008"},{"key":"2026032901222934500_ref277","doi-asserted-by":"crossref","DOI":"10.1109\/TVLSI.2008.2011229","article-title":"Design and Management of Voltage-Frequency Island Partitioned Networks-on-Chip","volume-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","author":"Ogras","year":"2009"},{"key":"2026032901222934500_ref278","first-page":"409","article-title":"LOFT: A high performance network-on-chip providing quality-of-service support","author":"Ouyang","year":"2010"},{"key":"2026032901222934500_ref279","first-page":"1207","article-title":"Thermal optimization using adaptive approximate computing for video coding","author":"Palomino","year":"2016"},{"key":"2026032901222934500_ref280","first-page":"24","article-title":"Introduction: Service-oriented Computing","volume-title":"Commun. ACM","author":"Papazoglou","year":"2003"},{"key":"2026032901222934500_ref281","first-page":"623","article-title":"AxGames: Towards Crowdsourcing Quality Target Determination in Approximate Computing","author":"Park","year":"2016"},{"key":"2026032901222934500_ref282","article-title":"WHY DEEP LEARNING IS SUDDENLY CHANGING YOUR LIFE","volume-title":"Fortune","author":"Parloff","year":"2016"},{"key":"2026032901222934500_ref283","first-page":"373","article-title":"System-level Dynamic Power Management Techniques for Communication Intensive Devices","author":"Passos","year":"2006"},{"key":"2026032901222934500_ref284","first-page":"40:1","article-title":"Integrated CPU-GPU Power Management for 3D Mobile Games","author":"Pathania","year":"2014"},{"key":"2026032901222934500_ref285","first-page":"246","article-title":"Octopus-man: Qos-driven task management for heterogeneous multicores in warehouse-scale computers","author":"Petrucci","year":"2015"},{"key":"2026032901222934500_ref286","first-page":"89","article-title":"Real-time Dynamic Voltage Scaling for Low-power Embedded Operating Systems","author":"Pillai","year":"2001"},{"key":"2026032901222934500_ref287","first-page":"163","article-title":"SieveStore: A Highly-selective, Ensemble-level Disk Cache for Cost-performance","volume-title":"SIGARCH Comput. Archit. News","author":"Pritchett","year":"2010"},{"issue":"3","key":"2026032901222934500_ref288","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/MDT.2010.5","article-title":"Microprocessor Software-Based Self-Testing","volume":"27","author":"Psarakis","year":"2010","journal-title":"IEEE Design & Test of Computers"},{"key":"2026032901222934500_ref289","first-page":"165","article-title":"Design and implementation of a self-healing processor on SRAM-based FPGAs","author":"Psarakis","year":"2014"},{"key":"2026032901222934500_ref290","doi-asserted-by":"crossref","DOI":"10.1109\/ICPADS.2017.00097","article-title":"Parallel I\/O Optimizations for Scalable Deep Learning","author":"Pumma","year":"2017"},{"key":"2026032901222934500_ref291","first-page":"180","article-title":"Approximate Computing in Chrominance Cache for Image\/Video Processing","author":"Qiao","year":"2015"},{"key":"2026032901222934500_ref292","first-page":"555","article-title":"Dynamic power management based on continuous-time Markov decision processes","author":"Qiu","year":"1999"},{"key":"2026032901222934500_ref293","first-page":"362","article-title":"Energy minimization of system pipelines using multiple voltages","author":"Qu","year":"1999"},{"issue":"1","key":"2026032901222934500_ref294","doi-asserted-by":"crossref","first-page":"8:1","DOI":"10.1145\/2522968.2522976","article-title":"Methods for Fault Tolerance in Networks-on-Chip","volume":"46","author":"Radetzki","year":"2013","journal-title":"ACM Computing Surveys"},{"key":"2026032901222934500_ref295","first-page":"665","article-title":"Quality Configurable Reduce-and-rank for Energy Efficient Approximate Computing","author":"Raha","year":"2015"},{"key":"2026032901222934500_ref296","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-31596-6","volume-title":"The Dark Side of Silicon","author":"Rahmani","year":"2017"},{"key":"2026032901222934500_ref297","first-page":"169","article-title":"SPECTR: Formal Supervisory Control and Coordination for Many-core Systems Resource Management","author":"Rahmani","year":"2018"},{"key":"2026032901222934500_ref298","doi-asserted-by":"crossref","DOI":"10.1109\/ISLPED.2015.7273517","article-title":"Dynamic power management for many-core platforms in the dark silicon era: A multi-objective control approach","author":"Rahmani","year":"2015"},{"key":"2026032901222934500_ref299","article-title":"HDGM: Hierarchical Dynamic Goal Management for Many-Core Resource Allocation","volume-title":"IEEE Embedded Systems letters","author":"Rahmani","year":"2017"},{"key":"2026032901222934500_ref300","first-page":"1","article-title":"Research and practices on 3D networks-on-chip architectures","author":"Rahmani","year":"2010"},{"key":"2026032901222934500_ref301","first-page":"253","article-title":"Enterprise IT trends and implications for architecture research","author":"Ranganathan","year":"2005"},{"key":"2026032901222934500_ref302","first-page":"11","article-title":"Hybrid NoC with traffic monitoring and adaptive routing for future 3D integrated chips","volume-title":"Diagnostic Services in Network-on-Chips","author":"Rantala","year":"2008"},{"issue":"1","key":"2026032901222934500_ref303","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1109\/TC.2015.2417554","article-title":"Cross-Layer Software Dependability on Unreliable Hardware","volume":"65","author":"Rehman","year":"2016","journal-title":"IEEE Transactions on Computers"},{"key":"2026032901222934500_ref304","first-page":"324","article-title":"Probabilistic Accuracy Bounds for Fault-Tolerant Computations that Discard Tasks","author":"Rinard","year":"2006"},{"issue":"10","key":"2026032901222934500_ref305","doi-asserted-by":"crossref","first-page":"369","DOI":"10.1145\/1297105.1297055","article-title":"Using Early Phase Termination to Eliminate Load Imbalances at Barrier Synchronization Points","volume":"42","author":"Rinard","year":"2007","journal-title":"SIGPLAN Not"},{"issue":"2","key":"2026032901222934500_ref306","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1109\/MM.2012.12","article-title":"Power-Management Architecture of the Intel Microarchitecture Code-Named Sandy Bridge","volume":"32","author":"Rotem","year":"2012","journal-title":"IEEE Micro"},{"issue":"1","key":"2026032901222934500_ref307","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1109\/TVLSI.2017.2753242","article-title":"Reliability-Aware Runtime Adaption Through a Statically Generated Task Schedule","volume":"26","author":"Rozo","year":"2018","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"2026032901222934500_ref308","first-page":"418","article-title":"Energy-Efficient Real-Time Heterogeneous Server Clusters","author":"Rusu","year":"2006"},{"key":"2026032901222934500_ref309","first-page":"6:1","article-title":"Leveraging Core Specialization via OS Scheduling to Improve Performance on Asymmetric Multicore Systems","volume-title":"ACM Trans. Comput. Syst","author":"Saez","year":"2012"},{"key":"2026032901222934500_ref310","first-page":"139","article-title":"A Comprehensive Scheduler for Asymmetric Multicore Systems","author":"Saez","year":"2010"},{"key":"2026032901222934500_ref311","first-page":"35","article-title":"Paraprox : Pattern-Based Approximation for Data Parallel Applications","author":"Samadi","year":"2014"},{"key":"2026032901222934500_ref312","doi-asserted-by":"crossref","DOI":"10.1145\/2540708.2540711","article-title":"Sage: Self-tuning approximation for graphics engines","author":"Samadi","year":"2013"},{"key":"2026032901222934500_ref313","first-page":"1411","article-title":"Runtime contention and bandwidth-aware adaptive routing selection strategies for networks-on-chip","volume-title":"IEEE Transactions on Parallel and Distributed Systems","author":"Samman","year":"2013"},{"key":"2026032901222934500_ref314","first-page":"164","article-title":"(EnerJ): Approximate Data Types for Safe and General Low-power Computation","author":"Sampson","year":"2011"},{"key":"2026032901222934500_ref315","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2014.22","article-title":"Load Value Approximation","author":"San Miguel","year":"2014"},{"key":"2026032901222934500_ref316","first-page":"57","article-title":"Vantage: Scalable and Efficient Fine-grain Cache Partitioning","author":"Sanchez","year":"2011"},{"issue":"7","key":"2026032901222934500_ref317","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/566225.513832","article-title":"Energy-conscious compilation based on voltage scaling","volume":"37","author":"Saputra","year":"2002","journal-title":"ACM SIGPLAN Notices"},{"key":"2026032901222934500_ref318","first-page":"242","article-title":"A Survey on Recent Hardware and Software-Level Cache Management Techniques","author":"Scolari","year":"2014"},{"key":"2026032901222934500_ref319","first-page":"16","article-title":"The blackwidow high-radix clos network","volume-title":"ACM SIGARCH Computer Architecture News","author":"Scott","year":"2006"},{"key":"2026032901222934500_ref320","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2016.7783762","article-title":"Spectral profiling: Observer-effect-free profiling by monitoring EM emanations","author":"Sehatbakhsh","year":"2016"},{"key":"2026032901222934500_ref321","unstructured":"Semiconductor Industry Association\n            et al.\n           (2011), \u2018International Technology Roadmap for Semiconductors\u2019. http:\/\/www.itrs2.net\/."},{"key":"2026032901222934500_ref322","first-page":"432","article-title":"Near-Optimal Worst-Case Throughput Routing for Two-Dimensional Mesh Networks","author":"Seo","year":"2005"},{"issue":"2","key":"2026032901222934500_ref323","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MDAT.2016.2633408","article-title":"Computing in the Dark Silicon Era: Current Trends and Research Challenges","volume":"34","author":"Shafique","year":"2017","journal-title":"IEEE Design Test"},{"key":"2026032901222934500_ref324","first-page":"13","article-title":"Dark silicon as a challenge for hardware\/software co-design: Invited special session paper","author":"Shafique","year":"2014"},{"key":"2026032901222934500_ref325","first-page":"51","article-title":"Self-adaptive hybrid Dynamic Power Management for many-core systems","author":"Shafique","year":"2013"},{"key":"2026032901222934500_ref326","doi-asserted-by":"crossref","DOI":"10.1109\/NORCHIP.2017.8124983","article-title":"Dependability evaluation of SISO control-theoretic power managers for processor architectures","author":"Shahosseini","year":"2017"},{"key":"2026032901222934500_ref327","first-page":"1","article-title":"Goal Formulation: Abstracting Dynamic Objectives for Efficient On-chip Resource Allocation","author":"Shamsa","year":"2018"},{"key":"2026032901222934500_ref328","doi-asserted-by":"crossref","DOI":"10.23919\/DATE.2019.8715134","article-title":"Goal-Driven Autonomy for Efficient On-chip Resource Management: Transforming Objectives to Goals","author":"Shamsa","year":"2019"},{"key":"2026032901222934500_ref329","first-page":"91","article-title":"Dynamic voltage scaling with links for power optimization of interconnection networks","author":"Shang","year":"2003"},{"key":"2026032901222934500_ref330","first-page":"13","article-title":"METE: Meeting End-to-end QoS in Multicores Through System-wide Resource Management","volume-title":"SIGMETRICS Perform. Eval. Rev","author":"Sharifi","year":"2011"},{"key":"2026032901222934500_ref331","first-page":"66","article-title":"HASS: a scheduler for heterogeneous multicore systems","volume-title":"ACM SIGOPS Operating Systems Review","author":"Shelepov","year":"2009"},{"key":"2026032901222934500_ref332","first-page":"134","article-title":"Power conscious fixed priority scheduling for hard real-time systems","author":"Shin","year":"1999"},{"key":"2026032901222934500_ref333","first-page":"917","article-title":"A parameterized compositional multi-dimensional multiple-choice knapsack heuristic for CMP run-time management","author":"Shojaei","year":"2009"},{"issue":"1","key":"2026032901222934500_ref334","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1109\/LES.2015.2393860","article-title":"Exploiting Partially-Forgetful Memories for Approximate Computing","volume":"7","author":"Shoushtari","year":"2015","journal-title":"IEEE Embedded Systems Letters"},{"issue":"2","key":"2026032901222934500_ref335","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1109\/TDSC.2008.62","article-title":"PLR: A Software Approach to Transient Fault Tolerance for Multicore Architectures","volume":"6","author":"Shye","year":"2009","journal-title":"IEEE Transactions on Dependable and Secure Computing"},{"key":"2026032901222934500_ref336","first-page":"124","article-title":"Managing performance vs. accuracy trade-offs with loop perforation","author":"Sidiroglou","year":"2011"},{"key":"2026032901222934500_ref337","first-page":"233","article-title":"Increasing multiprocessor lifetime by Youngest-First Round-Robin core gating patterns","author":"Simevski","year":"2014"},{"key":"2026032901222934500_ref338","first-page":"194","article-title":"GOAL: a load-balanced adaptive routing algorithm for torus networks","author":"Singh","year":"2003"},{"key":"2026032901222934500_ref339","first-page":"1:1","article-title":"Mapping on multi\/many-core systems: survey of current and emerging trends","author":"Singh","year":"2013"},{"issue":"2","key":"2026032901222934500_ref340","first-page":"24:1","article-title":"A Survey and Comparative Study of Hard and Soft Real-Time Dynamic Resource Allocation Strategies for Multi-\/Many-Core Systems","volume":"50","author":"Singh","year":"2017","journal-title":"ACM Computing Surveys"},{"key":"2026032901222934500_ref341","first-page":"175","article-title":"A Hybrid Strategy for Mapping Multiple Throughput-constrained Applications on MPSoCs","author":"Singh","year":"2011"},{"key":"2026032901222934500_ref342","first-page":"9:1","article-title":"Accelerating Throughput-aware Runtime Mapping for Heterogeneous MPSoCs","volume-title":"ACM Trans. Des. Autom. Electron. Syst","author":"Singh","year":"2013"},{"key":"2026032901222934500_ref343","first-page":"149","article-title":"Ensemble Learning for Large-Scale Workload Prediction","volume-title":"IEEE Transactions on Emerging Topics in Computing","author":"Singh","year":"2014"},{"key":"2026032901222934500_ref344","first-page":"960","article-title":"Predictive dynamic thermal and power management for heterogeneous mobile platforms","author":"Singla","year":"2015"},{"key":"2026032901222934500_ref345","first-page":"2","article-title":"Temperature-aware microarchitecture","author":"Skadron","year":"2003"},{"issue":"5","key":"2026032901222934500_ref346","doi-asserted-by":"crossref","first-page":"1453","DOI":"10.1109\/TC.2015.2449840","article-title":"DaemonGuard: Enabling O\/S-Orchestrated Fine-Grained Software-Based Selective-Testing in Multi-\/Many-Core Microprocessors","volume":"65","author":"Skitsas","year":"2016","journal-title":"IEEE Transactions on Computers"},{"issue":"1","key":"2026032901222934500_ref347","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1007\/s10836-018-5706-0","article-title":"Exploring System Availability During Software-Based Self-Testing of Multi-core CPU","volume":"34","author":"Skitsas","year":"2018","journal-title":"Journal of Electronic Testing: Theory and Application"},{"key":"2026032901222934500_ref348","first-page":"223","article-title":"Reunion: Complexity-Effective Multicore Redundancy","author":"Smolens","year":"2006"},{"key":"2026032901222934500_ref349","first-page":"3C.1.1","article-title":"Managing performance-reliability tradeoffs in multicore processors","author":"Song","year":"2015"},{"key":"2026032901222934500_ref350","first-page":"393","article-title":"Exploring the Design Space of Self-Regulating Power-Aware On\/Off Interconnection Networks","volume-title":"IEEE Transactions on Parallel and Distributed Systems","author":"Soteriou","year":"2007"},{"key":"2026032901222934500_ref351","first-page":"276","article-title":"The Case for Lifetime Reliability-Aware Microprocessors","author":"Srinivasan","year":"2004"},{"key":"2026032901222934500_ref352","first-page":"148","article-title":"Load latency tolerance in dynamically scheduled processors","author":"Srinivasan","year":"1998"},{"key":"2026032901222934500_ref353","first-page":"505","article-title":"General-purpose code acceleration with limited-precision analog computation","author":"St Amant","year":"2014"},{"key":"2026032901222934500_ref354","first-page":"452","article-title":"Designing and Modelling Selective Replication for Fault-Tolerant HPC Applications","author":"Subasi","year":"2017"},{"key":"2026032901222934500_ref355","first-page":"3071","article-title":"BLISS: Balancing Performance, Fairness and Complexity in Memory Access Scheduling","volume-title":"IEEE Transactions on Parallel and Distributed Systems","author":"Subramanian","year":"2016"},{"key":"2026032901222934500_ref356","first-page":"62","article-title":"The Application Slowdown Model: Quantifying and Controlling the Impact of Inter-application Interference at Shared Caches and Main Memory","author":"Subramanian","year":"2015"},{"key":"2026032901222934500_ref357","first-page":"607","article-title":"Proactive Control of Approximate Programs","author":"Sui","year":"2016"},{"key":"2026032901222934500_ref358","first-page":"253","article-title":"Accelerating Critical Section Execution with Asymmetric Multi-core Architectures","author":"Suleman","year":"2009"},{"issue":"1","key":"2026032901222934500_ref359","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/L-CA.2012.5","article-title":"A New Worst-Case Throughput Bound for Oblivious Routing in Odd Radix Mesh Network","volume":"12","author":"Sun","year":"2013","journal-title":"IEEE Computer Architecture Letters"},{"issue":"1","key":"2026032901222934500_ref360","doi-asserted-by":"crossref","first-page":"4:1","DOI":"10.1145\/2539124","article-title":"Workload Assignment Considering NBTI Degradation in Multicore Systems","volume":"10","author":"Sun","year":"2014","journal-title":"Journal Emerg. Technol. Comput. Syst"},{"key":"2026032901222934500_ref361","first-page":"269","article-title":"OMBM: Optimized Memory Bandwidth Management for Ensuring QoS and High Server Utilization","author":"Sung","year":"2017"},{"key":"2026032901222934500_ref362","first-page":"537","article-title":"Improving Flash Resource Utilization at Minimal Management Cost in Virtualized Flash-Based Storage Systems","volume-title":"IEEE Transactions on Cloud Computing","author":"Tai","year":"2017"},{"key":"2026032901222934500_ref363","first-page":"618","article-title":"Approximation-aware scheduling on heterogeneous multi-core architectures","author":"Tan","year":"2015"},{"key":"2026032901222934500_ref364","first-page":"1","article-title":"Compiling for Niceness: Mitigating Contention for QoS in Warehouse Scale Computers","author":"Tang","year":"2012"},{"key":"2026032901222934500_ref365","first-page":"283","article-title":"The impact of memory subsystem resource sharing on datacenter applications","author":"Tang","year":"2011"},{"key":"2026032901222934500_ref366","first-page":"397","article-title":"FLIN: Enabling Fairness and Enhancing Performance in Modern NVMe Solid State Drives","author":"Tavakkol","year":"2018"},{"key":"2026032901222934500_ref367","doi-asserted-by":"crossref","DOI":"10.1145\/1854153.1854178","article-title":"Implementation and Evaluation of a Congestion Aware Routing Algorithm for Networks-on-chip","author":"Tedesco","year":"2010"},{"key":"2026032901222934500_ref368","first-page":"363","article-title":"Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors","author":"Teodorescu","year":"2008"},{"key":"2026032901222934500_ref369","article-title":"Managing Power Consumption and Performance of Computing Systems Using Reinforcement Learning","author":"Tesauro","year":"2007"},{"key":"2026032901222934500_ref370","first-page":"65","article-title":"A hybrid reinforcement learning approach to autonomic resource allocation","author":"Tesauro","year":"2006"},{"key":"2026032901222934500_ref371","doi-asserted-by":"crossref","DOI":"10.1145\/2628071.2628110","article-title":"Rollback-Free Value Prediction with Approximate Loads","author":"Thwaites","year":"2014"},{"key":"2026032901222934500_ref372","doi-asserted-by":"crossref","DOI":"10.1145\/2724715","article-title":"Guaranteed Computational Resprinting via Model-Predictive Control","volume-title":"ACM Trans. Embed. Comput. Syst","author":"Tilli","year":"2015"},{"key":"2026032901222934500_ref373","first-page":"40","article-title":"Asymmetry-aware work-stealing runtimes","author":"Torng","year":"2016"},{"key":"2026032901222934500_ref374","first-page":"1381","article-title":"Lazy pipelines: Enhancing quality in approximate computing","author":"Tziantzioulis","year":"2016"},{"key":"2026032901222934500_ref375","first-page":"5:1","article-title":"Runtime Management of Adaptive MPSoCs for Graceful Degradation","author":"Tzilis","year":"2016"},{"key":"2026032901222934500_ref376","first-page":"274","article-title":"Coolcache for hot multimedia","author":"Unsal","year":"2001"},{"key":"2026032901222934500_ref377","first-page":"1055","article-title":"System-level power-aware design techniques in real-time systems","author":"Unsal","year":"2003"},{"key":"2026032901222934500_ref378","first-page":"131","article-title":"The minimax cache: an energy-efficient framework for media processors","author":"Unsal","year":"2002"},{"key":"2026032901222934500_ref379","first-page":"263","article-title":"Universal Schemes for Parallel Communication","author":"Valiant","year":"1981"},{"key":"2026032901222934500_ref380","first-page":"177","article-title":"Fairness-aware Scheduling on single-ISA Heterogeneous Multi-cores","author":"Van Craeynest","year":"2013"},{"key":"2026032901222934500_ref381","first-page":"213","article-title":"Scheduling Heterogeneous Multi-cores Through Performance Impact Estimation (PIE)","author":"Van Craeynest","year":"2012"},{"key":"2026032901222934500_ref382","first-page":"948","article-title":"Congestion-controlled best-effort communication for networks-on-chip","author":"van den Brand","year":"2007"},{"issue":"3","key":"2026032901222934500_ref383","doi-asserted-by":"crossref","DOI":"10.3390\/app8030465","article-title":"NMR-MPar: A Fault-Tolerance Approach for Multi-Core and Many-Core Processors","volume":"8","author":"Vargas","year":"2018","journal-title":"Applied Sciences"},{"key":"2026032901222934500_ref384","doi-asserted-by":"crossref","DOI":"10.1109\/TDMR.2006.876577","article-title":"Thermal runaway in integrated circuits","volume-title":"IEEE Transactions on Device and Materials Reliability","author":"Vassighi","year":"2006"},{"key":"2026032901222934500_ref385","first-page":"1","article-title":"Quality programmable vector processors for approximate computing","author":"Venkataramani","year":"2013"},{"key":"2026032901222934500_ref386","first-page":"7","article-title":"Integrated temperature sensor with digital output for SoC power management","author":"Vogt","year":"2007"},{"key":"2026032901222934500_ref387","first-page":"656","article-title":"Improving large-scale storage system performance via topology-aware and balanced data placement","author":"Wang","year":"2014"},{"issue":"9","key":"2026032901222934500_ref388","doi-asserted-by":"crossref","first-page":"2896","DOI":"10.1109\/TC.2015.2506571","article-title":"Adaptive Routing Algorithms for Lifetime Reliability Optimization in Network-on-Chip","volume":"65","author":"Wang","year":"2016","journal-title":"IEEE Transactions on Computers"},{"key":"2026032901222934500_ref389","first-page":"169:1","article-title":"On the Simulation of NBTI-Induced Performance Degradation Considering Arbitrary Temperature and Voltage Variations","author":"Wang","year":"2014"},{"key":"2026032901222934500_ref390","first-page":"254","article-title":"ApproxQA: a unified quality assurance framework for approximate computing","author":"Wang","year":"2017"},{"key":"2026032901222934500_ref391","first-page":"113","article-title":"XChange: A market-based approach to scalable dynamic multi-resource allocation in multicore architectures","author":"Wang","year":"2015"},{"key":"2026032901222934500_ref392","first-page":"19","article-title":"ReBudget: Trading Off Efficiency vs. Fairness in Market-Based Multicore Resource Allocation via Runtime Budget Reassignment","author":"Wang","year":"2016"},{"key":"2026032901222934500_ref393","first-page":"33:1","article-title":"Real-Time Meets Approximate Computing: An Elastic CNN Inference Accelerator with Adaptive Trade-off Between QoS and QoR","author":"Wang","year":"2017"},{"issue":"1","key":"2026032901222934500_ref394","doi-asserted-by":"crossref","first-page":"169","DOI":"10.1145\/2528521.1508265","article-title":"Mixed-mode Multicore Reliability","volume":"37","author":"Wells","year":"2009","journal-title":"SIGARCH Comput. Archit. News"},{"key":"2026032901222934500_ref395","first-page":"15","article-title":"On-chip interconnection architecture of the tile processor","volume-title":"IEEE micro","author":"Wentzlaff","year":"2007"},{"key":"2026032901222934500_ref396","doi-asserted-by":"crossref","DOI":"10.1145\/1854273.1854283","article-title":"Scalable thread scheduling and global power management for heterogeneous many-core architectures","author":"Winter","year":"2010"},{"key":"2026032901222934500_ref397","first-page":"136","article-title":"Power and Thermal Modeling for Communication Systems","author":"Wolf","year":"2016"},{"key":"2026032901222934500_ref398","first-page":"36","article-title":"Improving Routing Efficiency for Network-on-chip Through Contention-aware Input Selection","author":"Wu","year":"2006"},{"issue":"1","key":"2026032901222934500_ref399","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/LCA.2015.2447535","article-title":"A Methodology for Cognitive NoC Design","volume":"15","author":"Wu","year":"2016","journal-title":"IEEE Computer Architecture Letters"},{"key":"2026032901222934500_ref400","first-page":"591","article-title":"A Survey of Routing Algorithm for Mesh Network-on-Chip","volume-title":"Front. Comput. Sci","author":"Wu","year":"2016"},{"key":"2026032901222934500_ref401","first-page":"297","article-title":"System-level reliability modeling for MPSoCs","author":"Xiang","year":"2010"},{"issue":"4","key":"2026032901222934500_ref402","doi-asserted-by":"crossref","first-page":"220","DOI":"10.1109\/TMSCS.2015.2487983","article-title":"Soft and Hard Reliability-Aware Scheduling for Multicore Embedded Systems with Energy Harvesting","volume":"1","author":"Xiang","year":"2015","journal-title":"IEEE Transactions on Multi-Scale Computing Systems"},{"key":"2026032901222934500_ref403","first-page":"52:1","article-title":"On Quality Trade-off Control for Approximate Computing Using Iterative Training","author":"Xu","year":"2017"},{"issue":"1","key":"2026032901222934500_ref404","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MDAT.2015.2505723","article-title":"Approximate Computing: A Survey","volume":"33","author":"Xu","year":"2016","journal-title":"IEEE Design & Test"},{"key":"2026032901222934500_ref405","first-page":"216","article-title":"Congestion-Aware Adaptive Routing with Quantitative Congestion Information","author":"Xu","year":"2016"},{"key":"2026032901222934500_ref406","first-page":"690","article-title":"Dynamic partitioning of processing and memory resources in embedded MPSoC architectures","author":"Xue","year":"2006"},{"issue":"1","key":"2026032901222934500_ref407","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1016\/j.micpro.2013.11.009","article-title":"Unified reliability estimation and management of NoC based chip multiprocessors","volume":"38","author":"Yamamoto","year":"2014","journal-title":"Microprocessors and Microsystems"},{"key":"2026032901222934500_ref408","first-page":"607","article-title":"Bubble-flux: Precise Online QoS Management for Increased Utilization in Warehouse Scale Computers","author":"Yang","year":"2013"},{"key":"2026032901222934500_ref409","first-page":"1","article-title":"GReM: Dynamic SSD resource allocation in virtualized storage systems with heterogeneous IO workloads","author":"Yang","year":"2016"},{"key":"2026032901222934500_ref410","first-page":"374","article-title":"A scheduling model for reduced CPU energy","author":"Yao","year":"1995"},{"key":"2026032901222934500_ref411","first-page":"381","article-title":"COLORIS: A Dynamic Cache Partitioning System Using Page Coloring","author":"Ye","year":"2014"},{"key":"2026032901222934500_ref412","first-page":"1309","article-title":"Dynamic power management for embedded processors in system-on-chip designs","volume-title":"Electronics Letters","author":"You","year":"2014"},{"key":"2026032901222934500_ref413","first-page":"145","article-title":"REF: Resource Elasticity Fairness with Sharing Incentives for Multiprocessors","author":"Zahedi","year":"2014"},{"key":"2026032901222934500_ref414","article-title":"Thermal management of manycore systems with silicon-photonic networks","author":"Zhang","year":"2014"},{"key":"2026032901222934500_ref415","first-page":"89","article-title":"Towards practical page coloring-based multicore cache management","author":"Zhang","year":"2009"},{"key":"2026032901222934500_ref416","first-page":"53","article-title":"DrMP: Mixed Precision-aware DRAM for High Performance Approximate and Precise Computing","author":"Zhang","year":"2017"},{"key":"2026032901222934500_ref417","first-page":"406","article-title":"SMiTe: Precise QoS Prediction on Real-System SMT Processors to Improve Utilization in Warehouse Scale Computers","author":"Zhang","year":"2014"},{"key":"2026032901222934500_ref418","first-page":"633","article-title":"Reliability-aware Dynamic Voltage Scaling for energy-constrained real-time embedded systems","author":"Zhao","year":"2008"},{"key":"2026032901222934500_ref419","first-page":"287","article-title":"Characterizing and Optimizing the Performance of Multithreaded Programs Under Interference","author":"Zhao","year":"2016"},{"key":"2026032901222934500_ref420","first-page":"682","article-title":"CASH: Supporting IaaS Customers with a Sub-core Configurable Architecture","author":"Zhou","year":"2016"},{"issue":"1","key":"2026032901222934500_ref421","doi-asserted-by":"crossref","first-page":"4:1","DOI":"10.1145\/2379776.2379780","article-title":"Survey of Scheduling Techniques for Addressing Shared Resources in Multi-core Processors","volume":"45","author":"Zhuravlev","year":"2012","journal-title":"ACM Computing Surveys"},{"key":"2026032901222934500_ref422","first-page":"3:1","article-title":"A Decentralised Task Mapping Approach for Homogeneous Multiprocessor Network-on-chips","volume-title":"Int. J. Reconfig. Comput","author":"Zipf","year":"2009"},{"key":"2026032901222934500_ref423","first-page":"19:1","article-title":"Unbiased Regional Congestion Aware Selection Function for NoCs","author":"Zong","year":"2015"}],"container-title":["Foundations and Trends\u00ae in Electronic Design Automation"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.emerald.com\/fteda\/article-pdf\/13\/1-2\/1\/10913346\/1000000055en.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/www.emerald.com\/fteda\/article-pdf\/13\/1-2\/1\/10913346\/1000000055en.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T14:13:38Z","timestamp":1777472018000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.emerald.com\/fteda\/article\/13\/1-2\/1\/1321573\/On-Chip-Dynamic-Resource-Management"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7,1]]},"references-count":423,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2019,7,1]]}},"URL":"https:\/\/doi.org\/10.1561\/1000000055","relation":{},"ISSN":["1551-3939","1551-3947"],"issn-type":[{"value":"1551-3939","type":"print"},{"value":"1551-3947","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,7,1]]}}}