{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T09:44:26Z","timestamp":1649065466231},"reference-count":5,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2013]]},"DOI":"10.1587\/elex.10.20120878","type":"journal-article","created":{"date-parts":[[2013,3,6]],"date-time":"2013-03-06T07:37:45Z","timestamp":1362555465000},"page":"20120878-20120878","source":"Crossref","is-referenced-by-count":1,"title":["Response of transport triggered architectures for high-speed processor design"],"prefix":"10.1587","volume":"10","author":[{"given":"S. M. Shamsul","family":"Alam","sequence":"first","affiliation":[{"name":"Department of Information and Communication Engineering, Chosun University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"GoangSeog","family":"Choi","sequence":"additional","affiliation":[{"name":"Department of Information and Communication Engineering, Chosun University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] E. Otto, &ldquo;ASIP Integration and Verification Flow for FPGA,&rdquo; Master&rsquo;s thesis, Tampere University of Technology, Finland, 2010."},{"key":"2","unstructured":"[2] A. G. K. Kamath, &ldquo;Automatic Verification of Microprocessor designs using Random Simulation,&rdquo; Master&rsquo;s thesis, Uppsala University, Sweden, 2012."},{"key":"3","unstructured":"[3] A. Cilio, H. J. M. Schot, and J. A. A. J. Janssen, &ldquo;Processor Architecture Definition File Format for a New TTA Design Framework,&rdquo; Technical Report, Tampere University of Technology, Finland, 2007."},{"key":"4","unstructured":"[4] D. Lampret, &ldquo;OpenRISC 1000 Architecture Manual,&rdquo; OpenCores, 2012."},{"key":"5","unstructured":"[5] P. J&auml;&auml;skel&auml;inen, V. Guzma, A. Cilio, and J. Takala, &ldquo;Codesign Toolset for Application-Specific Instruction-Set Processors,&rdquo; <i>Proc. SPIE<\/i>, Multimedia on Mobile Devices, USA, vol. 6507, pp. 1-11, 2007."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/5\/10_10.20120878\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,23]],"date-time":"2021-04-23T16:16:10Z","timestamp":1619194570000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/5\/10_10.20120878\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"references-count":5,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2013]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.10.20120878","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]}}}