{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:12:38Z","timestamp":1747807958269},"reference-count":8,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2013]]},"DOI":"10.1587\/elex.10.20130013","type":"journal-article","created":{"date-parts":[[2013,3,5]],"date-time":"2013-03-05T07:47:24Z","timestamp":1362469644000},"page":"20130013-20130013","source":"Crossref","is-referenced-by-count":5,"title":["Multi-level programming of memristor in nanocrossbar"],"prefix":"10.1587","volume":"10","author":[{"given":"Xuan","family":"Zhu","sequence":"first","affiliation":[{"name":"State Key Laboratory of High Performance Computing, National University of Defense Technology"},{"name":"School of computer, National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chunqing","family":"Wu","sequence":"additional","affiliation":[{"name":"School of computer, National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuhua","family":"Tang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of High Performance Computing, National University of Defense Technology"},{"name":"School of computer, National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junjie","family":"Wu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of High Performance Computing, National University of Defense Technology"},{"name":"School of computer, National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xun","family":"Yi","sequence":"additional","affiliation":[{"name":"State Key Laboratory of High Performance Computing, National University of Defense Technology"},{"name":"School of computer, National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] L. O. Chua and S. M. Kang, &ldquo;Memristive devices and systems,&rdquo; <i>Proc. IEEE<\/i>, vol. 64, no. 2, pp. 209-223, 1976.","DOI":"10.1109\/PROC.1976.10092"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] H. Kim, M. P. Sah, C. Yang, and L. O. Chua, &ldquo;Memristor-based multilevel memory,&rdquo; <i>Proc. 12th. Int. Workshop on Cellular Nanoscale Networks and Their Applications<\/i>, pp. 1-6, 2010.","DOI":"10.1109\/CNNA.2010.5430320"},{"key":"3","unstructured":"[3] I. E. Ebong and P. Mazumder, &ldquo;Self-controlled writing and erasing in a memristor crossbar memory,&rdquo; <i>IEEE Trans. Nanotechnol.<\/i>, vol. 10, no. 6, pp. 1454-1463, 2011."},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] K. H. Kim, S. Gaba, D. Wheeler, J. M. Cruz-Albrecht, T. Hussain, N. Srinivasa, and W. Lu, &ldquo;A functional hybrid memristor crossbar-array\/CMOS system for data storage and neuromorphic applications,&rdquo; <i>Nano Lett.<\/i>, vol. 12, no. 1, pp. 389-395, 2011.","DOI":"10.1021\/nl203687n"},{"key":"5","unstructured":"[5] C. Yakopcic, T. M. Taha, G. Subramanyam, R. E. Pino, and S. Roger, &ldquo;A memristor device model,&rdquo; <i>IEEE Electron Device Lett.<\/i>, vol. 32, no. 10, pp. 1436-1438, 2011."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] J. J. Yang, M. D. Pickett, X. Li, D. A. Ohlberg, D. R. Stewart, and R. S. Williams, &ldquo;Memristive switching mechanism for metal\/oxide\/metal nanodevices,&rdquo; <i>Nature Nanotechnology<\/i>, vol. 3, no. 7, pp. 429-433, 2008.","DOI":"10.1038\/nnano.2008.160"},{"key":"7","unstructured":"[7] G. S. Snider and R. S. Williams, &ldquo;Nano\/CMOS architectures using a field-programmable nanowire interconnect,&rdquo; <i>Nanotechnology<\/i>, vol. 18, no. 3, pp.035204, 2007."},{"key":"8","unstructured":"[8] J. Mustafa, &ldquo;Design and analysis of future memories based on switchable resistive elements,&rdquo; Ph.D. dissertation, Dept. Elect. Eng., RWTH Aachen Univ., Aachen, Germany, 2006."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/5\/10_10.20130013\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,23]],"date-time":"2021-04-23T16:36:07Z","timestamp":1619195767000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/5\/10_10.20130013\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"references-count":8,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2013]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.10.20130013","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]}}}