{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,12]],"date-time":"2025-04-12T04:57:27Z","timestamp":1744433847665},"reference-count":5,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2013]]},"DOI":"10.1587\/elex.10.20130030","type":"journal-article","created":{"date-parts":[[2013,2,18]],"date-time":"2013-02-18T19:48:36Z","timestamp":1361216916000},"page":"20130030-20130030","source":"Crossref","is-referenced-by-count":7,"title":["A 10-Gb\/s low-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram"],"prefix":"10.1587","volume":"10","author":[{"given":"Wang-Soo","family":"Kim","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Yonsei University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Woo-Young","family":"Choi","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Yonsei University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] D. H. Shin, J. E. Jang, F. O&rsquo;Mahony, and C. P. Yue, &ldquo;A 1-mW 12-Gb\/s continuous-time adaptive passive equalizer in 90-nm CMOS,&rdquo; <i>IEEE Custom Integrated Circuits Conf. Dig. Tech. Papers<\/i>, pp. 117-120, Sept. 2009.","DOI":"10.1109\/CICC.2009.5280898"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845563"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[4] Y. M. Lee, S. Sheikhaei, and S. Mirabbasi, &ldquo;A 10Gb\/s active-inductor structure with peaking control in 90nm CMOS,&rdquo; <i>Proc. ASSCC 2008<\/i>, pp. 229-232, Nov. 2008.","DOI":"10.1109\/ASSCC.2008.4708770"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[5] J.-H. Lu, K.-H. Chen, and S.-I. Liu, &ldquo;A 10-Gb\/s inductorless CMOS analog equalizer with an interleaved active feedback topology,&rdquo; <i>IEEE Trans. Circuits Syst. II, Exp. Briefs<\/i>, vol. 56, no. 2, pp. 97-101, Feb. 2009.","DOI":"10.1109\/TCSII.2008.2010177"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[7] W.-S. Kim, C.-K. Seong, and W.-Y. Choi, &ldquo;A 5.4-Gb\/s adaptive continuous-time linear equalizer using asynchronous undersampling histograms,&rdquo; <i>IEEE Trans. Circuits Syst. II, Exp. Briefs<\/i>, vol. 59, no. 9, pp. 553-557, Sept. 2012.","DOI":"10.1109\/TCSII.2012.2208671"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/4\/10_10.20130030\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,23]],"date-time":"2021-04-23T16:43:08Z","timestamp":1619196188000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/4\/10_10.20130030\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"references-count":5,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2013]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.10.20130030","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]}}}