{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T04:24:22Z","timestamp":1745987062479,"version":"3.40.4"},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2013]]},"DOI":"10.1587\/elex.10.20130047","type":"journal-article","created":{"date-parts":[[2013,3,12]],"date-time":"2013-03-12T23:08:27Z","timestamp":1363129707000},"page":"20130047-20130047","source":"Crossref","is-referenced-by-count":5,"title":["A novel redundant pipelined successive approximation register ADC"],"prefix":"10.1587","volume":"10","author":[{"given":"Hua","family":"Fan","sequence":"first","affiliation":[{"name":"Department of Electronic Engineering, TNList, Tsinghua University"}]},{"given":"Qi","family":"Wei","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, TNList, Tsinghua University"}]},{"given":"Fei","family":"Qiao","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, TNList, Tsinghua University"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, TNList, Tsinghua University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] B. Verbruggen, M. Iriguchi, and J. Craninckx, &ldquo;A 1.7mW 11b 250MS\/s 2&times; interleaved fully dynamic pipelined SAR ADC in 40nm digital CMOS,&rdquo; <i>IEEE Int. Solid-State Circuits Conf.<\/i>, pp. 466-468, 2012.","DOI":"10.1109\/ISSCC.2012.6177093"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] C. C. Lee and M. P. Flynn, &ldquo;A SAR-Assisted Two-Stage Pipeline ADC,&rdquo; <i>IEEE J. Solid-State Circuits<\/i>, vol. 46, pp. 859-869, 2011.","DOI":"10.1109\/JSSC.2011.2108133"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Y. Chen, S. Tsukamoto, and T. Kuroda, &ldquo;A 9b 100MS\/s 1.46mW SAR ADC in 65nm CMOS,&rdquo; <i>IEEE Asian Solid-State Circuits Conf.<\/i>, pp. 145-148, 2009.","DOI":"10.1109\/ASSCC.2009.5357199"},{"key":"4","unstructured":"[4] D. W. Cline, &ldquo;Noise, speed, and power trade-offs in pipelined analog to digital converters,&rdquo; Ph.D. dissertation, University of California, Berkeley, 1995."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Y. Z. Lin, C. C. Liu, G. Y. Huang, Y. T. Shyu, and S. J. Chang, &ldquo;A 9bit 150MS\/s 1.53mW Subranged SAR ADC in 90nm CMOS,&rdquo; <i>IEEE Symp. on VLSI Circuits<\/i>, pp. 243-244, 2010.","DOI":"10.1109\/VLSIC.2010.5560246"},{"key":"6","unstructured":"[6] S. B. Kobenge and H. Yang, &ldquo;Ultra-Low-Power High-Speed VCDL based Time domain comparator,&rdquo; Chinese Patent: ZL200810114514.4, pp. 1-10, 2008."},{"key":"7","unstructured":"[7] D. Fu, K. C. Dyer, S. H. Lewis, and P. J. Hurst, &ldquo;A digital background calibration technique for time-interleaved analog-to-digital converters,&rdquo; <i>IEEE J. Solid-State Circuits<\/i>, vol. 33, pp. 1904-1911, 1998."},{"key":"8","unstructured":"[8] J. Elbornsson, &ldquo;Analysis, estimation and compensation of mismatch effects in A\/D converters,&rdquo; Ph.D. dissertation, Dept. of Elect. Eng., Linkoping Univ., Linkoping, Sweden, 2003."},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] Y. Zhu, C. H. Chan, U. F. Chio, S. W. Sin, U. Seng-Pan, and R. P. Martins, <i>2010 53rd IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)<\/i>, pp. 889-892, 2010.","DOI":"10.1109\/MWSCAS.2010.5548657"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] I. N. Ku, Z. Xu, Y. C. Kuan, Y. H. Wang, and M. C. F. Chang, &ldquo;A 40-mW 7-bit 2.2-GS\/s time-interleaved subranging ADC for low-power gigabit wireless communications in 65-nm CMOS,&rdquo; <i>IEEE Custom Integrated Circuits Conference (CICC)<\/i>, pp. 1-4, 2011.","DOI":"10.1109\/CICC.2011.6055328"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/5\/10_10.20130047\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T00:22:05Z","timestamp":1745972525000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/5\/10_10.20130047\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"references-count":10,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2013]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.10.20130047","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2013]]}}}