{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T15:35:09Z","timestamp":1648740909082},"reference-count":6,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2013]]},"DOI":"10.1587\/elex.10.20130089","type":"journal-article","created":{"date-parts":[[2013,3,25]],"date-time":"2013-03-25T22:58:27Z","timestamp":1364252307000},"page":"20130089-20130089","source":"Crossref","is-referenced-by-count":5,"title":["An improved timing monitor for deep dynamic voltage scaling system"],"prefix":"10.1587","volume":"10","author":[{"given":"Weiwei","family":"Shan","sequence":"first","affiliation":[{"name":"National ASIC system and research engineering center, Southeast University"}]},{"given":"Haolin","family":"Gu","sequence":"additional","affiliation":[{"name":"National ASIC system and research engineering center, Southeast University"}]},{"given":"Bo","family":"Li","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department, University of Maryland"}]},{"given":"Xiaoqing","family":"Wu","sequence":"additional","affiliation":[{"name":"National ASIC system and research engineering center, Southeast University"}]},{"given":"Haikun","family":"Jin","sequence":"additional","affiliation":[{"name":"National ASIC system and research engineering center, Southeast University"}]},{"given":"Yintao","family":"Guo","sequence":"additional","affiliation":[{"name":"National ASIC system and research engineering center, Southeast University"}]},{"given":"Peng","family":"Cao","sequence":"additional","affiliation":[{"name":"National ASIC system and research engineering center, Southeast University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] M. Eireiner and S. Henzler, &ldquo;In-Situ Delay Characterization and Local Supply Voltage Adjustment for Compensation of Local Parametric Variations,&rdquo; <i>IEEE J. Solid-State Circuits<\/i>, vol. 42, no. 7, pp. 1583-1592, 2007."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] D. Bull, S. Das, K. Shivashankar, et al., &ldquo;A Power-Efficient 32bit ARM Processor Using Timing-Error Detection and Correction for Transient-Error Tolerance and Adaptation to PVT Variation,&rdquo; <i>IEEE J. Solid-State Circuits<\/i>, vol. 46, no. 1, pp. 18-31, 2011.","DOI":"10.1109\/JSSC.2010.2079410"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] S. Das, D. Roberts, S. Lee, et al., &ldquo;A Self-tuning DVS Processor Using Delay-Error Detection and Correction,&rdquo; <i>IEEE J. Solid-State Circuits<\/i>, vol. 41, no. 4, pp. 792-804, 2006.","DOI":"10.1109\/JSSC.2006.870912"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] K. A. Bowman, J. W. Tschanz, S. L. Lu, et al., &ldquo;A 45nm Resilient Microprocessor Core for Dynamic Variation Tolerance,&rdquo; <i>IEEE J. Solid-State Circuits<\/i>, vol. 46, no. 1, pp. 194-208, 2011.","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] K. A. Bowman, J. W. Tschanz, N. S. Kim, et al., &ldquo;Energy-Efficient and Metastability-Immune Resilient Circuits for Dynamic Variation Tolerance,&rdquo; <i>IEEE J. Solid-State Circuits<\/i>, vol. 44, no. 1, pp. 49-63, 2009.","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] M. Fojtik, D. Fick, Y. Kim, et al., &ldquo;Bubble Razor: An Architecture-Independent Approach to Timing-Error Detection and Correction,&rdquo; <i>Proc. ISSCC<\/i>, pp. 488-490, 2012.","DOI":"10.1109\/ISSCC.2012.6177103"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/6\/10_10.20130089\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,23]],"date-time":"2021-04-23T16:52:01Z","timestamp":1619196721000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/6\/10_10.20130089\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"references-count":6,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2013]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.10.20130089","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]}}}