{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:04:47Z","timestamp":1761581087431,"version":"3.40.4"},"reference-count":11,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2013]]},"DOI":"10.1587\/elex.10.20130138","type":"journal-article","created":{"date-parts":[[2013,4,9]],"date-time":"2013-04-09T23:10:22Z","timestamp":1365549022000},"page":"20130138-20130138","source":"Crossref","is-referenced-by-count":1,"title":["Circuit partitioning based fingerprinting method for IP protection"],"prefix":"10.1587","volume":"10","author":[{"given":"Tingyuan","family":"Nie","sequence":"first","affiliation":[{"name":"Communication and Electronic Engineering Institute, Qingdao Technological University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie","family":"Sun","sequence":"additional","affiliation":[{"name":"Communication and Electronic Engineering Institute, Qingdao Technological University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aiguo","family":"Ji","sequence":"additional","affiliation":[{"name":"Communication and Electronic Engineering Institute, Qingdao Technological University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhe-Ming","family":"Lu","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] C. Marsh and T. Kean, &ldquo;A security tagging scheme for ASIC designs and intellectual property cores,&rdquo; <i>Proc. 15th Conf. IP SoC<\/i>, France, pp. 6-7, Dec. 2006."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] M. Majzoobi, F. Koushanfar, and M. Potkonjak, &ldquo;Lightweight secure PUFs,&rdquo; <i>Proc. 26th Conf. IEEE\/ACM Int. Conf. Computer-Aided Design (ICCAD)<\/i>, San Jose, California, USA, pp. 670-673, Nov. 2008.","DOI":"10.1109\/ICCAD.2008.4681648"},{"key":"3","unstructured":"[3] A. B. Kahng, J. Lach, W. H. M-Smith, S. Mantik, I. L. Markov, M. Potkonjak, P. Tucker, H. Wang, and G. Wolfe, &ldquo;Constraint-based watermarking techniques for design IP protection,&rdquo; <i>IEEE Trans. Computer-Aided Design Integr. Circuits Syst.<\/i>, vol. 20, no. 10, pp. 1236-1252, Oct. 2001."},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] G. Wolfe, J. L. Wong, and M. Potkonjak, &ldquo;Watermarking Graph Partitioning Solutions,&rdquo; <i>Proc. 38th Conf. Design Automation (DAC)<\/i>, Las Vegas, USA, pp. 486-489, June 2001.","DOI":"10.1145\/378239.378567"},{"key":"5","unstructured":"[5] M. Moiz Khan and S. Tragoudas, &ldquo;Rewiring for Watermarking Digital Circuit Netlists,&rdquo; <i>IEEE Trans. Computer-Aided Design Integr. Circuits Syst.<\/i>, vol. 24, no. 7, pp. 1132-1137, July 2005."},{"key":"6","unstructured":"[6] T. Nie and M. Toyonaga, &ldquo;An Efficient and Reliable Watermarking System for IP Protection,&rdquo; <i>IEICE Trans. Fundamentals<\/i>, vol. E90-A, no. 9, pp. 1932-1939, Sept. 2007."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] J. Lach, W. H. Mangione-Smith, and M. Potkonjak, &ldquo;FPGA Fingerprinting Techniques for Protecting Intellectual Property,&rdquo; <i>Proc. Conf. IEEE 1998 Custom Integrated Circuits Conf.<\/i>, Santa Clara, USA, pp. 299-302, May 1998.","DOI":"10.1109\/CICC.1998.694986"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] A. E. Caldwell, H. Choi, A. B. Kahng, S. Mantik, M. Potkonjak, G. Qu, and J. L. Wong, &ldquo;Effective Iterative Techniques for Fingerprinting Design IP,&rdquo; <i>Proc. 36th Conf. ACM\/IEEE Design Automation Conf.<\/i>, New Orleans, LA, USA, pp. 843-848, June 1999.","DOI":"10.1145\/309847.310083"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] G. Qu and M. Potkonjak, &ldquo;Fingerprinting Intellectual Property Using Constraint Addition,&rdquo; <i>Proc. 37th Conf. ACM\/IEEE Design Automation Conf<\/i>, New Orleans, LA, USA, pp. 587-592, June 2000.","DOI":"10.1145\/337292.337586"},{"key":"10","unstructured":"[10] S. Dutt and W. Deng, &ldquo;VLSI Circuit Partitioning by Cluster-removal Using Iterative Improvement Techniques,&rdquo; <i>Proc. 14th Conf. IEEE\/ACM Int. Conf. Computer-Aided Design (ICCAD)<\/i>, San Jose, CA, USA, pp. 194-200, Nov. 1996."},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] C. J. Alpert, &ldquo;The ISPD98 circuit benchmark suite,&rdquo; <i>Proc. Conf. Int. Symp. Physical Design<\/i>, CA, USA, pp. 80-85, 1998.","DOI":"10.1145\/274535.274546"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/7\/10_10.20130138\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T03:52:55Z","timestamp":1745985175000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/7\/10_10.20130138\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"references-count":11,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2013]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.10.20130138","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2013]]}}}