{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,15]],"date-time":"2025-12-15T19:31:15Z","timestamp":1765827075581,"version":"3.40.4"},"reference-count":8,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2013]]},"DOI":"10.1587\/elex.10.20130148","type":"journal-article","created":{"date-parts":[[2013,4,9]],"date-time":"2013-04-09T23:10:22Z","timestamp":1365549022000},"page":"20130148-20130148","source":"Crossref","is-referenced-by-count":6,"title":["High-throughput CAM based on a synchronous overlapped search scheme"],"prefix":"10.1587","volume":"10","author":[{"given":"Naoya","family":"Onizawa","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, McGill University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shoun","family":"Matsunaga","sequence":"additional","affiliation":[{"name":"Research Institute of Electrical Communication, Tohoku University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincent C.","family":"Gaudet","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Waterloo"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Warren J.","family":"Gross","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, McGill University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takahiro","family":"Hanyu","sequence":"additional","affiliation":[{"name":"Research Institute of Electrical Communication, Tohoku University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] K. Pagiamtzis and A. Sheikholeslami, &ldquo;Content-addressable memory (CAM) circuits and architectures: a tutorial and survey,&rdquo; <I>IEEE J. Solid-State Circuits<\/I>, vol. 41, no. 3, pp. 712-727, March 2006.","DOI":"10.1109\/JSSC.2005.864128"},{"key":"2","unstructured":"[2] H.-Y. Li, C.-C. Chen, J.-S. Wang, and C. Yeh, &ldquo;An AND-type match-line scheme for high-performance energy-efficient content addressable memories,&rdquo; <I>IEEE J. Solid-State Circuits<\/I>, vol. 41, no. 5, pp. 1108-1119, May 2006."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Y.-J. Chang and Y.-H. Liao, &ldquo;Hybrid-type CAM design for both power and performance efficiency,&rdquo; <I>IEEE Trans. Very Large Scale Integr. (VLSI) Syst.<\/I>, vol. 16, no. 8, pp. 965-974, Aug. 2008.","DOI":"10.1109\/TVLSI.2008.2000595"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] A. Mupid, M. Mutyam, N. Vijaykrishnan, Y. Xie, and M. J. Irwin, &ldquo;Variation Analysis of CAM Cells,&rdquo; <I>Proc. 8th ISQED<\/I>, pp. 333-338, March 2007.","DOI":"10.1109\/ISQED.2007.166"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] N. Onizawa, S. Matsunaga, V.C. Gaudet, and T. Hanyu, &ldquo;High-throughput low-energy content-addressable memory based on self-timed overlapped search mechanism,&rdquo; <I>Proc. 18th ASYNC<\/I>, pp. 41-48, May 2012.","DOI":"10.1109\/ASYNC.2012.25"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] C. Zukowski and S.-Y. Wang, &ldquo;Use of selective precharge for low-power on the match lines of content-addressable memories,&rdquo; <I>Proc. International Workshop on Memory Technology, Design and Testing, 1997<\/I>, pp. 64-68, Aug. 1997.","DOI":"10.1109\/MTDT.1997.619397"},{"key":"7","unstructured":"[7] Predictive Technology Model, [Online] http:\/\/www.eas.asu.edu\/~ptm\/"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] A. Agarwal, S. Hsu, S. Mathew, M. Anders, H. Kaul, F. Sheikh, and R. Krishnamurthy, &ldquo;A 128 &times; 128b high-speed wide-and match-line content addressable memory in 32nm CMOS,&rdquo; <I>Proc. ESSCIRC 2011<\/I>, pp. 83-86, Sept. 2011.","DOI":"10.1109\/ESSCIRC.2011.6044920"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/7\/10_10.20130148\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T03:52:54Z","timestamp":1745985174000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/7\/10_10.20130148\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"references-count":8,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2013]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.10.20130148","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2013]]}}}