{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,11]],"date-time":"2024-08-11T09:05:25Z","timestamp":1723367125636},"reference-count":6,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2013]]},"DOI":"10.1587\/elex.10.20130161","type":"journal-article","created":{"date-parts":[[2013,4,9]],"date-time":"2013-04-09T23:10:22Z","timestamp":1365549022000},"page":"20130161-20130161","source":"Crossref","is-referenced-by-count":2,"title":["Register array-based VLSI architecture of H.265\/HEVC loop filter"],"prefix":"10.1587","volume":"10","author":[{"given":"Jongwoo","family":"Bae","sequence":"first","affiliation":[{"name":"Department of Information and Communication Engineering, Myongji University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] JCT-VC of ITU-T SG16 WP3 and ISO\/IEC JTC1\/SC29\/WG11, &ldquo;High efficiency video coding (HEVC) text specification draft7,&rdquo; May 2012."},{"key":"2","unstructured":"[2] J. Bae, N. Park, and S. Lee, &ldquo;Register Array Structure for Effective Edge Filtering Operation of Deblocking Filter,&rdquo; <i>LNCS<\/i>, vol. 4096, pp. 805-813, Aug. 2006."},{"key":"3","unstructured":"[3] T. Tsai and Y. Pan, &ldquo;High Efficient H.264\/AVC Deblocking Filter Architecture for Real-time QFHD,&rdquo; <i>IEEE Trans. Consum. Electron.<\/i>, vol. 55, no. 4, pp. 2248-2256, Nov. 2009."},{"key":"4","unstructured":"[4] C. Chen and C. Chen, &ldquo;Configurable VLSI Architecture for Deblocking Filter in H.264\/AVC,&rdquo; <i>IEEE Trans. Very Large Scale Integr. (VLSI) Syst.<\/i>, vol. 16, no. 8, pp. 1072-1082, Aug. 2008."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] J. Bae and J. Cho, &ldquo;A decoupled architecture for multi-format video decoder,&rdquo; <i>IEICE Electron. Express<\/i>, vol. 5, no. 18, pp. 705-710, Sept. 2008.","DOI":"10.1587\/elex.5.705"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] J. Bae, J. Cho, B. Kim, and J. Baek, &ldquo;High Performance VLSI design of run_before for H.264\/AVC CAVLD,&rdquo; <i>IEICE Electron. Express<\/i>, vol. 8, no. 12, pp. 950-955, June 2011.","DOI":"10.1587\/elex.8.950"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/7\/10_10.20130161\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,23]],"date-time":"2021-04-23T17:12:42Z","timestamp":1619197962000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/7\/10_10.20130161\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"references-count":6,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2013]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.10.20130161","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]}}}