{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T04:19:43Z","timestamp":1746073183397,"version":"3.40.4"},"reference-count":5,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2013]]},"DOI":"10.1587\/elex.10.20130178","type":"journal-article","created":{"date-parts":[[2013,5,24]],"date-time":"2013-05-24T23:14:03Z","timestamp":1369437243000},"page":"20130178-20130178","source":"Crossref","is-referenced-by-count":0,"title":["A fully digital clock and data recovery with fast frequency offset acquisition technique for MIPI LLI applications"],"prefix":"10.1587","volume":"10","author":[{"given":"June-Hee","family":"Lee","sequence":"first","affiliation":[{"name":"Sungkyunkwan University"},{"name":"Samsung Electronics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sang-Hoon","family":"Kim","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Young-Hyun","family":"Jun","sequence":"additional","affiliation":[{"name":"Samsung Electronics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kee-Won","family":"Kwon","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jung-Hoon","family":"Chun","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] J. L. Sonntag and J. Stonick, &ldquo;A digital clock and data recovery architecture for multi-Gigabit\/s binary links,&rdquo; <i>IEEE J. Solid-State Circuits<\/i>, vol. 41, pp. 1867-1875, Aug. 2006."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] P. K. Hanumolu, M. G. Kim, G.-Y. Wei, and U.-K. Moon, &ldquo;A 1.6Gbps digital clock and data recovery circuit,&rdquo; <i>Proc. IEEE CICC<\/i>, pp. 603-606, 2006.","DOI":"10.1109\/CICC.2006.320829"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] J. Lee, K. S. Kundert, and B. Razavi, &ldquo;Modeling of jitter in bang-bang clock and data recovery circuits,&rdquo; <i>Proc. IEEE CICC<\/i>, pp. 711-714, 2003.","DOI":"10.1109\/CICC.2003.1249492"},{"key":"4","unstructured":"[4] W. Yin, R. Inti, M. Talegaonkar, B. Young, and A. Elshazly, &ldquo;A TDC-less 7mW 2.5Gb\/s digital CDR with linear loop dynamics and offset-free data recovery,&rdquo; <i>IEEE J. Solid-State Circuits<\/i>, vol. 46, pp. 3163-3173, Dec. 2011."},{"key":"5","unstructured":"[5] Q. Du, J. Zhuang, and T. Kwasniewski, &ldquo;A low-power, fast acquisition, data recovery circuit with digital threshold decision for SFI-5 application,&rdquo; <i>IEEE Trans. Very Large Scale Integr. (VLSI) Syst.<\/i>, vol. 17, pp. 1742-1748, Dec. 2009."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/10\/10_10.20130178\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T11:29:55Z","timestamp":1746012595000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/10\/10_10.20130178\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"references-count":5,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2013]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.10.20130178","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2013]]}}}