{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T11:49:24Z","timestamp":1648900164673},"reference-count":6,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"15","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2013]]},"DOI":"10.1587\/elex.10.20130467","type":"journal-article","created":{"date-parts":[[2013,7,11]],"date-time":"2013-07-11T23:04:58Z","timestamp":1373583898000},"page":"20130467-20130467","source":"Crossref","is-referenced-by-count":0,"title":["Memory management for dual-addressing memory architecture"],"prefix":"10.1587","volume":"10","author":[{"given":"Ting-Wei","family":"Hung","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, Yuan Ze University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yen-Hao","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Yuan Ze University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi-Yu","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Yuan Ze University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] D. A. Patterson and J. L. Hennessy: <i>Computer organization and design: the hardware\/software interface<\/i> (Morgan Kaufmann, 2011)."},{"key":"2","unstructured":"[2] Y. H. Chen and Y. Y. Liu: Proc. Design Automation and Test in Europe (2013) 71."},{"key":"3","unstructured":"[3] B. Jacob, S. Ng and D. Wang: <i>Memory systems: cache, dram, disk<\/i> (Morgan Kaufmann, 2007)."},{"key":"4","unstructured":"[4] N. Weste and D. Harris: <i>CMOS VLSI design: a circuits and systems perspective<\/i> (Addison Wesley, 2010)."},{"key":"5","unstructured":"[5] L. T. Wang, Y. W. Chang and K. T. Cheng: <i>Electronic design automation: synthesis, verification, and test<\/i> (Morgan Kaufmann, 2009)."},{"key":"6","unstructured":"[6] A. Silberschatz, P. B. Galvin and G. Gagne: <i>Operating system concepts<\/i> (John Wiley &amp; Sons, 2008)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/15\/10_10.20130467\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,23]],"date-time":"2021-04-23T17:50:59Z","timestamp":1619200259000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/15\/10_10.20130467\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"references-count":6,"journal-issue":{"issue":"15","published-print":{"date-parts":[[2013]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.10.20130467","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]}}}