{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T08:24:22Z","timestamp":1648974262953},"reference-count":5,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"18","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2013]]},"DOI":"10.1587\/elex.10.20130619","type":"journal-article","created":{"date-parts":[[2013,9,1]],"date-time":"2013-09-01T23:16:39Z","timestamp":1378077399000},"page":"20130619-20130619","source":"Crossref","is-referenced-by-count":2,"title":["A low-jitter pulsewidth control loop with high supply noise rejection"],"prefix":"10.1587","volume":"10","author":[{"given":"Shubin","family":"Liu","sequence":"first","affiliation":[{"name":"School of Microelectronics, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhangming","family":"Zhu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huaxi","family":"Gu","sequence":"additional","affiliation":[{"name":"School of Telecommunications Engineering, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yintang","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] J. Wang, Z. Zhu, G. Yu, H. Gu and Y. Yang: IEICE Electron. Express <b>9<\/b> [15] (2012) 1237.","DOI":"10.1587\/elex.9.1237"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] K.-H. Cheng, C.-W. Su and K.-F. Chang: IEEE J. Solid-State Circuits <b>43<\/b> [2] (2008) 399.","DOI":"10.1109\/JSSC.2007.914286"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Y.-G. Chen, H.-W. Tsao and C.-S. Hwang: IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>21<\/b> [2] (2013) 270.","DOI":"10.1109\/TVLSI.2011.2182216"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] J. Jang, O. Franza and W. Burleson: IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>20<\/b> [1] (2012) 66.","DOI":"10.1109\/TVLSI.2010.2089706"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] M. Mansuri and C.-K. K. Yang: IEEE J. Solid-State Circuits <b>38<\/b> [11] (2003) 1804.","DOI":"10.1109\/JSSC.2003.818300"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/18\/10_10.20130619\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,23]],"date-time":"2021-04-23T18:08:38Z","timestamp":1619201318000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/18\/10_10.20130619\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"references-count":5,"journal-issue":{"issue":"18","published-print":{"date-parts":[[2013]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.10.20130619","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]}}}