{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T12:40:03Z","timestamp":1651408803349},"reference-count":15,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"22","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2013]]},"DOI":"10.1587\/elex.10.20130755","type":"journal-article","created":{"date-parts":[[2015,3,4]],"date-time":"2015-03-04T22:05:36Z","timestamp":1425506736000},"page":"20130755-20130755","source":"Crossref","is-referenced-by-count":1,"title":["A low-voltage CMOS MIN circuit with 3<I>N<\/I>+1 complexity and 10mV\/10ns corner error"],"prefix":"10.1587","volume":"10","author":[{"given":"Jesús E.","family":"Molinar-Solís","sequence":"first","affiliation":[{"name":"Electronics Laboratory, Mexico State Autonomous University UAEMex"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos","family":"Muñiz-Montero","sequence":"additional","affiliation":[{"name":"Politechnique University of Puebla. Tercer carril del ejido “Serrano” s\/n"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rodolfo Z.","family":"García-Lozano","sequence":"additional","affiliation":[{"name":"Electronics Laboratory, Mexico State Autonomous University UAEMex"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cuauhtemoc","family":"Hidalgo-Cortes","sequence":"additional","affiliation":[{"name":"Electronics Laboratory, Mexico State Autonomous University UAEMex"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luis A.","family":"Sánchez-Gaspariano","sequence":"additional","affiliation":[{"name":"Politechnique University of Puebla. Tercer carril del ejido “Serrano” s\/n"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"José M.","family":"Rocha-Pérez","sequence":"additional","affiliation":[{"name":"National Institute for Astrophysics, Optics and Electronics, INAOE"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alejandro","family":"Díaz-Sánchez","sequence":"additional","affiliation":[{"name":"National Institute for Astrophysics, Optics and Electronics, INAOE"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jesús Efraín Gaxiola","family":"Sosa","sequence":"additional","affiliation":[{"name":"Texas A&M University, Department of Electrical and Computing Engineering, College Station"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] S. Yan and E. Sánchez-Sinencio: IEICE Trans. Fundamentals E83-A<\/b> [2] (2000) 179."},{"key":"2","unstructured":"[2] I. Seo and R. M. Fox: Proc. of the 2004 International Symposium on Circuits and Systems (ISCAS) (2004) I365."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] C. Dualibe, M. Verleysen and P. G. A. Jespers: Design of Analog Fuzzy Logic Controllers in CMOS Technologies<\/i>(Kluwer Academic Publishers, Netherlands, 2003).","DOI":"10.1007\/b101857"},{"key":"4","unstructured":"[4] R. C. González, R. E. Woods and S. L. Eddins: Digital image processing using Matlab<\/i>(Pearson\/Prentice Hall, USA, 2004)."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] J. Lazzaro, S. Ryckebusch, M. A. Mahowald and C. A. Mead: Winner-Take-All Networks of O(n) Complexity<\/i>(NIPS 1 Morgan Kaufmann Publishers, San Mateo, 1989) 703.","DOI":"10.21236\/ADA451466"},{"key":"6","unstructured":"[6] G. N. Patel and S. P. DeeWeerth: International Symposium on Circuits and Systems (1995) 850."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] V. A. Pedroni and B. U. Pedroni: IEEE Trans. Circuits Syst. II 52<\/b> [1] (2005) 28.","DOI":"10.1109\/TCSII.2004.838546"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] P. Promme, K. Angkeaw, M. Somdunyakanok and K. Dejhan: Analog Integrated Circuit and Signal Processing 61<\/b> [1] (2009) 93.","DOI":"10.1007\/s10470-008-9269-3"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] P. Promme and K. Chattraukun: Microelectronics Journal 42<\/b> (2011) 52.","DOI":"10.1016\/j.mejo.2010.09.004"},{"key":"10","unstructured":"[10] N. Donckers, C. Dualibe and M. Verleysen: IEEE International Symposium on Circuits and Systems (2000) I415."},{"key":"11","unstructured":"[11] R. G. Carvajal, J. Ramírez-Angulo and J. Tombs: IEEE International Symposium on Circuits and Systems (2000) V13."},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J. Ramírez-Angulo, G. Ducoudray-Acevedo, R. G. Carvajal and A. López-Martin: IEEE Trans. Circuits Syst. II 52<\/b> [7] (2005) 420.","DOI":"10.1109\/TCSII.2005.850433"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] J. Ramírez-Angulo, J. E. Molinar-Solís, S. Gupta, R. G. Carvajal and A. López-Martin: IEEE Trans. Circuits Syst. II 54<\/b> [8] (2007) 668.","DOI":"10.1109\/TCSII.2007.898478"},{"key":"14","unstructured":"[14] B. Sekerkiran and U. Cilingiroglu: International Conference on Neural Networks (1997) 1005."},{"key":"15","unstructured":"[15] M. J. M. Pelgrom, H. P. Tuinhout and M. Vertregt: Electron Devices Meeting (1998) 915."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/22\/10_10.20130755\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T12:12:33Z","timestamp":1651407153000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/22\/10_10.20130755\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"references-count":15,"journal-issue":{"issue":"22","published-print":{"date-parts":[[2013]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.10.20130755","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]}}}