{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,14]],"date-time":"2026-02-14T09:43:48Z","timestamp":1771062228806,"version":"3.50.1"},"reference-count":16,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"24","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2013]]},"DOI":"10.1587\/elex.10.20130887","type":"journal-article","created":{"date-parts":[[2013,12,5]],"date-time":"2013-12-05T01:14:29Z","timestamp":1386206069000},"page":"20130887-20130887","source":"Crossref","is-referenced-by-count":4,"title":["On-chip long-term jitter measurement for PLL based on undersampling technique"],"prefix":"10.1587","volume":"10","author":[{"given":"Zhikuang","family":"Cai","sequence":"first","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haobo","family":"Xu","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shixuan","family":"Que","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weiwei","family":"Shan","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] S. Sunter and A. Roy: J. Electron. Test. <b>24<\/b> [5] (2008) 461.","DOI":"10.1007\/s10836-007-5061-z"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] J. L. Huang, J. J. Huang and Y. S. Liu: J. Electron. Test. <b>22<\/b> [3] (2006) 219.","DOI":"10.1007\/s10836-006-8600-0"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] K. Yamaguchi and M. Fukaishi: IEICE Trans. Electron. <b>E89-C<\/b> [3] (2006) 314.","DOI":"10.1093\/ietele\/e89-c.3.314"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] X. G. Wang, F. Wang, R. Jia, R. Chen, T. Zhi and H.-G. Yang: IEICE Trans. Electron. <b>E96-C<\/b> [9] (2013) 1184.","DOI":"10.1587\/transele.E96.C.1184"},{"key":"5","unstructured":"[5] K. A. Jenkins, A. P. Jose and D. F. Heidel: European Solid-State Circuits Conference (2005) 157."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] K. Nose, M. Kajita and M. Mizuno: IEEE J. Solid-State Circuits <b>41<\/b> [12] (2006) 2911.","DOI":"10.1109\/JSSC.2006.884402"},{"key":"7","unstructured":"[7] J. L. Huang and K. T. Cheng: IEEE Proceedings on VLSI Test Symposium (2001) 380."},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] S. Sunter and A. Roy: IEEE European Test Symposium (2007) 185.","DOI":"10.1109\/ETS.2007.35"},{"key":"9","unstructured":"[9] S. Sunter, A. Roy and J.-F. Cote: IEEE International Test Conference (2004) 95."},{"key":"10","unstructured":"[10] M. Ishida, K. Ichiyama, T. J. Yamaguchi, M. Soma, M. Suda, T. Okayasu, D. Watanabe and K. Yamamoto: International Solid-State Circuits Conference <b>1<\/b> (2005) 512."},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] K. Niitsu, M. Sakurai, N. Harigai, T. J. Yamaguchi and H. Kobayashi: IEEE J. Solid-State Circuits <b>47<\/b> [11] (2012) 2701.","DOI":"10.1109\/JSSC.2012.2211655"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] K. A. Jenkins, A. P. Jose, Z. Xu and K. L. Shepard: IEEE International Conference on Integrated Circuit Design and Technology and Tutorial (2008) 257.","DOI":"10.1109\/ICICDT.2008.4567290"},{"key":"13","unstructured":"[13] D. Hong, C. Dryden, G. Saksena and M. Panis: IEEE Proceedings on VLSI Test Symposium (2005) 123."},{"key":"14","unstructured":"[14] S. Sunter and A. Roy: U.S. Patent 7158899 (2007)."},{"key":"15","unstructured":"[15] J. L. Burbidge: <i>Test and Design-for-Testability in Mixed-Signal Integrated Circuits<\/i> (Springer, US, 2004)."},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] R. Kinger, S. Narasimhawsamy and S. Sunter: IEEE International Test Conference (2010) 1.","DOI":"10.1109\/TEST.2010.5699243"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/24\/10_10.20130887\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T01:52:13Z","timestamp":1746064333000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/24\/10_10.20130887\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"references-count":16,"journal-issue":{"issue":"24","published-print":{"date-parts":[[2013]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.10.20130887","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]}}}