{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T22:10:02Z","timestamp":1746137402351,"version":"3.40.4"},"reference-count":7,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2014]]},"DOI":"10.1587\/elex.11.20130983","type":"journal-article","created":{"date-parts":[[2014,2,16]],"date-time":"2014-02-16T23:09:32Z","timestamp":1392592172000},"page":"20130983-20130983","source":"Crossref","is-referenced-by-count":0,"title":["Design of a bitmap-based QoS-aware memory controller for a packet memory"],"prefix":"10.1587","volume":"11","author":[{"given":"Seunghak","family":"Yu","sequence":"first","affiliation":[{"name":"Department of IT Convergence, Korea University"},{"name":"Department of Electrical and Computer Engineering, Seoul National University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungroh","family":"Yoon","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Seoul National University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eui-Young","family":"Chung","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Yonsei University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyuk-Jun","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, Sogang University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912075"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] K. Nesbit, N. Aggarwal, J. Laudon and J. Smith: MICRO (2006) 208.","DOI":"10.1109\/MICRO.2006.24"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] N. Rafique, W. Lim and M. Thottethodi: PACT (2007) 245.","DOI":"10.1109\/PACT.2007.4336216"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] O. Mutlu and T. Moscibroda: MICRO (2007) 146.","DOI":"10.1109\/MICRO.2007.21"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Y. Kim, M. Papamichael, O. Mutlu and M. Harchol-Balter: MICRO (2010) 65.","DOI":"10.1109\/MICRO.2010.51"},{"key":"6","unstructured":"[6] M. J. Flynn: <i>Computer Architecture: Pipelined and Parallel Processor Design<\/i> (Jones and Bartlett, Boston, 1995) 365."},{"key":"7","unstructured":"[7] CISCO: The Cisco QuantumFlow Processor: Cisco&rsquo;s Next Generation Network Processor (2008) http:\/\/www.cisco.com."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/11\/5\/11_11.20130983\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T21:30:05Z","timestamp":1746135005000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/11\/5\/11_11.20130983\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"references-count":7,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2014]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.11.20130983","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2014]]}}}