{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:25:40Z","timestamp":1771701940508,"version":"3.50.1"},"reference-count":5,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2014]]},"DOI":"10.1587\/elex.11.20130992","type":"journal-article","created":{"date-parts":[[2014,1,14]],"date-time":"2014-01-14T23:06:11Z","timestamp":1389740771000},"page":"20130992-20130992","source":"Crossref","is-referenced-by-count":6,"title":["An area-efficient dual replica-bitline delay technique for process-variation-tolerant low voltage SRAM sense amplifier timing"],"prefix":"10.1587","volume":"11","author":[{"given":"Yi","family":"Li","sequence":"first","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}]},{"given":"Liang","family":"Wen","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}]},{"given":"Yuejun","family":"Zhang","sequence":"additional","affiliation":[{"name":"Institute of Circuits and Systems, Ningbo University"}]},{"given":"Xu","family":"Cheng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}]},{"given":"Jun","family":"Han","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}]},{"given":"Zhiyi","family":"Yu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}]},{"given":"Xiaoyang","family":"Zeng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] G. Gammie, et al.: IEEE ISSCC Dig. Tech. Papers (2011) 132."},{"key":"2","unstructured":"[2] F. Zhang, et al.: IEEE ISSCC Dig. Tech. Papers (2012) 298."},{"key":"3","unstructured":"[3] U. Arslan, et al.: IEEE Custom Integrated Circuits Conference, CICC (2008) 415."},{"key":"4","unstructured":"[4] S. Komatsu, et al.: IEEE Custom Integrated Circuits Conference, CICC (2009) 701."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Y. Niki, et al.: IEEE J. Solid-State Circuits <b>46<\/b> [11] (2011) 2545.","DOI":"10.1109\/JSSC.2011.2164294"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/11\/3\/11_11.20130992\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,23]],"date-time":"2021-04-23T19:06:27Z","timestamp":1619204787000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/11\/3\/11_11.20130992\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"references-count":5,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2014]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.11.20130992","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014]]}}}