{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,14]],"date-time":"2025-05-14T04:26:11Z","timestamp":1747196771280,"version":"3.40.5"},"reference-count":12,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"24","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2014]]},"DOI":"10.1587\/elex.11.20141027","type":"journal-article","created":{"date-parts":[[2014,12,4]],"date-time":"2014-12-04T00:26:27Z","timestamp":1417652787000},"page":"20141027-20141027","source":"Crossref","is-referenced-by-count":0,"title":["Round-trip latency prediction for memory access fairness in mesh-based many-core architectures"],"prefix":"10.1587","volume":"11","author":[{"given":"Yang","family":"Li","sequence":"first","affiliation":[{"name":"School of Electronics and Information Engineering, Changchun University of Science and Technology"},{"name":"College of Communication Engineering, Jilin University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaowen","family":"Chen","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology"},{"name":"Department of Electronic Systems, KTH-Royal Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaohui","family":"Zhao","sequence":"additional","affiliation":[{"name":"College of Communication Engineering, Jilin University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Changchun University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hengzhu","family":"Liu","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] S. Borkar: DAC (2007) 746.","DOI":"10.1145\/1278480.1278667"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] J. D. Owens and W. J. Dally: IEEE Micro <b>27<\/b> [5] (2007) 96. DOI:10.1109\/MM.2007.4378787","DOI":"10.1109\/MM.2007.4378787"},{"key":"3","unstructured":"[3] E. Marinissen, B. Prince, D. Keltel-Schulz and Y. Zorian: DATE (2005) 722."},{"key":"4","unstructured":"[4] ITRS 2013 document (2013) www.itrs.net\/Links\/2013ITRS\/Home2013.htm."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] P. Pande, C. Grecu, M. Jones, A. Ivanov and R. Saleh: IEEE Trans. Comput. <b>54<\/b> (2005) 1025. DOI:10.1109\/TC.2005.134","DOI":"10.1109\/TC.2005.134"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] D. Genius: ReCoSoC (2013) 1. DOI:10.1109\/ReCoSoC.2013.6581525","DOI":"10.1109\/ReCoSoC.2013.6581525"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] Z. Majo and T. R. Gross: SYSTOR (2011) 1.","DOI":"10.1145\/1987816.1987832"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] M. Daneshtalab, M. Ebrahimi, J. Plosila and H. Tenhunen: DATE (2013) 1048.","DOI":"10.7873\/DATE.2013.218"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] W. Jang and D. Pan: IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>29<\/b> (2010) 1572. DOI:10.1109\/TCAD.2010.2061251","DOI":"10.1109\/TCAD.2010.2061251"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] T. Pimpalkhute and S. Pasricha: VLSI Design (2014) 234.","DOI":"10.1109\/VLSID.2014.47"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[12] W. J. Dally: IEEE Trans. Parallel Distrib. Syst. <b>3<\/b> (1992) 194. DOI:10.1109\/71.127260","DOI":"10.1109\/71.127260"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[13] A. Kumar, L. Peh, P. Kundu and N. Jha: ISCA (2007) 150.","DOI":"10.1145\/1273440.1250681"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/11\/24\/11_11.20141027\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,13]],"date-time":"2025-05-13T22:53:53Z","timestamp":1747176833000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/11\/24\/11_11.20141027\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"references-count":12,"journal-issue":{"issue":"24","published-print":{"date-parts":[[2014]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.11.20141027","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2014]]}}}