{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T22:37:29Z","timestamp":1757543849428},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2015]]},"DOI":"10.1587\/elex.12.20150062","type":"journal-article","created":{"date-parts":[[2015,4,7]],"date-time":"2015-04-07T21:42:30Z","timestamp":1428442950000},"page":"20150062-20150062","source":"Crossref","is-referenced-by-count":6,"title":["A signal degradation reduction method for memristor ratioed logic (MRL) gates"],"prefix":"10.1587","volume":"12","author":[{"given":"Bosheng","family":"Liu","sequence":"first","affiliation":[{"name":"University of Chinese Academy of Sciences"},{"name":"State Key Lab of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences"}]},{"given":"Ying","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Chinese Academy of Sciences"},{"name":"State Key Lab of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences"}]},{"given":"Zhiqiang","family":"You","sequence":"additional","affiliation":[{"name":"College of Computer Science and Electronic Engineering, Hunan University"}]},{"given":"Yinhe","family":"Han","sequence":"additional","affiliation":[{"name":"University of Chinese Academy of Sciences"},{"name":"State Key Lab of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences"}]},{"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[{"name":"University of Chinese Academy of Sciences"},{"name":"State Key Lab of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] A. C. Torrezan, J. P. Strachan, G. Medeiros-Ribeiro and R. S. Williams: Nanotechnology <b>22<\/b> (2011) 485203. DOI:10.1088\/0957-4484\/22\/48\/485203","DOI":"10.1088\/0957-4484\/22\/48\/485203"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] A. Jog, A. K. Mishra, C. Xu, Y. Xie, V. Narayanan, R. Iyer and C. R. Das: Design Automat. Conf. (2012) 243. DOI:10.1145\/2228360.2228406","DOI":"10.1145\/2228360.2228406"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] K. Schuegraf, M. C. Abraham, A. Brand, M. Naik and R. Thakur: IEEE J. Electron Devices Soc. <b>1<\/b> (2013) 66. DOI:10.1109\/JEDS.2013.2271582","DOI":"10.1109\/JEDS.2013.2271582"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] E. Linn, R. Rosezin, S. Tappertzhofen, U. Bottger and R. Waser: Nanotechnology <b>23<\/b> (2012) 305205. DOI:10.1088\/0957-4484\/23\/30\/305205","DOI":"10.1088\/0957-4484\/23\/30\/305205"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] B. Liu, Z. You, X. Li, J. Kuang and Z. Qin: IEICE Electron. Express <b>10<\/b> (2013) 20130369. DOI:10.1587\/elex.10.20130369","DOI":"10.1587\/elex.10.20130369"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] J. Borghetti, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Stewart and R. S. Williams: Nature <b>464<\/b> (2010) 873. DOI:10.1038\/nature08940","DOI":"10.1038\/nature08940"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] E. Lehtonen, J. Poikonen and M. Laiho: IEEE Int. Symp. on Circuits and Systems (2012) 2441. DOI:10.1109\/ISCAS.2012.6271792","DOI":"10.1109\/ISCAS.2012.6271792"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] S. Kvatinsky, G. Satat, N. Wald, E. G. Friedman, A. Kolodny and U. C. Weiser: IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>22<\/b> (2013) 2054. DOI:10.1109\/TVLSI.2013.2282132","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] S. Kvatinsky, N. Wald, G. Satat, A. Kolodny, U. C. Weiser and E. G. Friedman: Proc. Int. Cellular Nanoscale Netw. Appl. (2012) 1. DOI:10.1109\/CNNA.2012.6331426","DOI":"10.1109\/CNNA.2012.6331426"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] S. Kvatinsky, E. G. Friedman, A. Kolodny and U. C. Weiser: IEEE Trans. Circuits Syst. I, Reg. Papers <b>60<\/b> (2013) 211. DOI:10.1109\/TCSI.2012.2215714","DOI":"10.1109\/TCSI.2012.2215714"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/12\/8\/12_12.20150062\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T04:53:39Z","timestamp":1498193619000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/12\/8\/12_12.20150062\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":10,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2015]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.12.20150062","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015]]}}}