{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,20]],"date-time":"2025-05-20T21:40:11Z","timestamp":1747777211152,"version":"3.41.0"},"reference-count":14,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2015]]},"DOI":"10.1587\/elex.12.20150110","type":"journal-article","created":{"date-parts":[[2015,3,10]],"date-time":"2015-03-10T22:03:35Z","timestamp":1426025015000},"page":"20150110-20150110","source":"Crossref","is-referenced-by-count":1,"title":["New insights into the impact of SEUs in FPGA CRAMs"],"prefix":"10.1587","volume":"12","author":[{"given":"Sheng","family":"Wang","sequence":"first","affiliation":[{"name":"ASIC and System State Key Lab, Fudan University"}]},{"given":"Adrian","family":"Evans","sequence":"additional","affiliation":[{"name":"IROC Technologies"}]},{"given":"Shi-Jie","family":"Wen","sequence":"additional","affiliation":[{"name":"Cisco Systems"}]},{"given":"Rick","family":"Wong","sequence":"additional","affiliation":[{"name":"Cisco Systems"}]},{"given":"GengSheng","family":"Chen","sequence":"additional","affiliation":[{"name":"ASIC and System State Key Lab, Fudan University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] Xilinx: \u201cLogiCore IP Soft Error Mitigation Controller v4.1 \u2013 Product Guide.\u201d PG036 (2014)."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] T. Imagawa, M. Hiromoto, O. Hiroyuki and T. Sato: IEICE Trans. Fundamentals <b>E93-A<\/b> (2010) 2524. DOI:10.1587\/transfun.E93.A.2524","DOI":"10.1587\/transfun.E93.A.2524"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] J. Napoles, H. Guzman-Miranda, M. Aguirre, J. N. Tombs, J. M. Mogollon, R. Palomo and A. P. Vega-Leal: 2008 4th Southern Conference on Programmable Logic (2008) 213.","DOI":"10.1109\/SPL.2008.4547760"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] L. Sterpone and M. Violante: IEEE Trans. Nucl. Sci. <b>52<\/b> (2005) 2217. DOI:10.1109\/TNS.2005.860745","DOI":"10.1109\/TNS.2005.860745"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Y. Ichinomiya, T. Kimura, M. Amagasaki, M. Iida and T. Sueyoshi: IEICE Trans. Fundamentals <b>E95-A<\/b> (2012) 2347. DOI:10.1587\/transfun.E95.A.2347","DOI":"10.1587\/transfun.E95.A.2347"},{"key":"6","unstructured":"[6] H. Cho, S. Mirkhani, C.-Y. Cher, J. A. Abraham and S. Mitra: Design Automation Conference (DAC) (2013)."},{"key":"7","unstructured":"[7] Xilinx. \u201cDevice Reliability Report.\u201d UG116 (2014)."},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] A. Manuzzato, S. Gerardin, A. Paccagnella, L. Sterpone and M. Violante: IEEE Trans. Nucl. Sci. <b>55<\/b> (2008) 1968. DOI:10.1109\/TNS.2008.2000850","DOI":"10.1109\/TNS.2008.2000850"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] M. Alderighi, F. Casini, S. D\u2019Angelo, M. Mancini, D. M. Codinachs, S. Pastore, G. Sorrenti, L. Sterpone, R. Weigand and M. Violante: 2008 European Conference on RADECS (2008) 157. DOI:10.1109\/RADECS.2008.5782703","DOI":"10.1109\/RADECS.2008.5782703"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] M. Alderighi, F. Casini, S. D\u2019Angelo, M. Mancini, D. M. Codinachs, S. Pastore, C. Poivey, G. R. Sechi, G. Sorrenti and R. Weigand: IEEE Trans. Nucl. Sci. <b>57<\/b> (2010) 2129. DOI:10.1109\/TNS.2010.2043855","DOI":"10.1109\/TNS.2010.2043855"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] M. Violante, L. Sterpone, M. Ceschia, D. Bortolato, P. Bernardi, M. S. Reorda and A. Paccagnella: IEEE Trans. Nucl. Sci. <b>51<\/b> (2004) 3354. DOI:10.1109\/TNS.2004.839516","DOI":"10.1109\/TNS.2004.839516"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] L. Sterpone, M. Violante and S. Rezgui: IEEE Trans. Nucl. Sci. <b>53<\/b> (2006) 2054. DOI:10.1109\/TNS.2006.880937","DOI":"10.1109\/TNS.2006.880937"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] O. H\u00e9ron, T. Arnaout and H. Wunderlich: Field Programmable Logic and Applications, 2005. International Conference (2005) 403. DOI:10.1109\/FPL.2005.1515755","DOI":"10.1109\/FPL.2005.1515755"},{"key":"14","unstructured":"[14] University of Michigan Mibench suite: http:\/\/www.eecs.umich.edu\/mibench\/."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/12\/6\/12_12.20150110\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,20]],"date-time":"2025-05-20T21:04:25Z","timestamp":1747775065000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/12\/6\/12_12.20150110\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":14,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2015]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.12.20150110","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2015]]}}}