{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T14:51:30Z","timestamp":1768315890313,"version":"3.49.0"},"reference-count":12,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2015]]},"DOI":"10.1587\/elex.12.20150111","type":"journal-article","created":{"date-parts":[[2015,4,3]],"date-time":"2015-04-03T12:07:33Z","timestamp":1428062853000},"page":"20150111-20150111","source":"Crossref","is-referenced-by-count":4,"title":["Design optimization for capacitive-resistively driven on-chip global interconnect"],"prefix":"10.1587","volume":"12","author":[{"given":"Jianfei","family":"Jiang","sequence":"first","affiliation":[{"name":"Shanghai Jiao Tong University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weifeng","family":"He","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jizeng","family":"Wei","sequence":"additional","affiliation":[{"name":"Tianjin University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qin","family":"Wang","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhigang","family":"Mao","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] R. Ho, K. W. Mai and M. A. Horowitz: Proc. IEEE <b>89<\/b> (2001) 490. DOI:10.1109\/5.920580","DOI":"10.1109\/5.920580"},{"key":"2","unstructured":"[2] H. Bakoglu: <i>Circuits, Interconnections and Packaging for VLSI<\/i> (Addison Wesley, 1990) 213."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] R. T. Chang, N. Talwalkar, C. P. Yue and S. S. Wong: IEEE J. Solid-State Circuits <b>38<\/b> (2003) 834. DOI:10.1109\/JSSC.2003.810060","DOI":"10.1109\/JSSC.2003.810060"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] H. Ito, M. Kimura, K. Miyashita, T. Ishii, K. Okada and K. Masu: IEEE J. Solid-State Circuits <b>43<\/b> (2008) 1020. DOI:10.1109\/JSSC.2008.917547","DOI":"10.1109\/JSSC.2008.917547"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] W. J. Dally and J. W. Poulton: <i>Digital Systems Engineering<\/i> (Cambridge University Press, 1998) 372.","DOI":"10.1017\/CBO9781139166980"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] L. Luo, J. M. Wilson, S. E. Mick, J. Xu, L. Zhang and P. D. Franzon: IEEE J. Solid-State Circuits <b>41<\/b> (2006) 287. DOI:10.1109\/JSSC.2005.859881","DOI":"10.1109\/JSSC.2005.859881"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] R. Ho, T. Ono, R. D. Hopkins, A. Chow, J. Schauer, F. Y. Liu and R. Drost: IEEE J. Solid-State Circuits <b>43<\/b> (2008) 52. DOI:10.1109\/JSSC.2007.910807","DOI":"10.1109\/JSSC.2007.910807"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] E. Mensink, D. Schinkel, E. A. M. Klumperink, E. van Tuijl and B. Nauta: IEEE J. Solid-State Circuits <b>45<\/b> (2010) 447. DOI:10.1109\/JSSC.2009.2036761","DOI":"10.1109\/JSSC.2009.2036761"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J. Lee, W. Lee and S. H. Cho: IEEE Trans. Circuits Syst. I, Reg. Papers <b>59<\/b> (2012) 124. DOI:10.1109\/TCSI.2011.2161394","DOI":"10.1109\/TCSI.2011.2161394"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] J. Bae, J.-Y. Kim and H.-J. Yoo: IEEE International Symposium on Circuits and Systems (2008) 2861. DOI:10.1109\/ISCAS.2008.4542054","DOI":"10.1109\/ISCAS.2008.4542054"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] Y. Bai and S. S. Wong: IEEE Trans. Circuits Syst. I, Reg. Papers <b>56<\/b> (2009) 2033. DOI:10.1109\/TCSI.2008.2011593","DOI":"10.1109\/TCSI.2008.2011593"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J. Jiang, W. Sheng, Z. Mao and W. He: IEEE International Symposium on Circuits and Systems (2012) 2941. DOI:10.1109\/ISCAS.2012.6271933","DOI":"10.1109\/ISCAS.2012.6271933"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/12\/8\/12_12.20150111\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,22]],"date-time":"2019-08-22T17:56:24Z","timestamp":1566496584000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/12\/8\/12_12.20150111\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":12,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2015]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.12.20150111","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015]]}}}