{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T19:52:26Z","timestamp":1648929146050},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2015]]},"DOI":"10.1587\/elex.12.20150297","type":"journal-article","created":{"date-parts":[[2015,4,16]],"date-time":"2015-04-16T22:03:32Z","timestamp":1429221812000},"page":"20150297-20150297","source":"Crossref","is-referenced-by-count":2,"title":["Structure optimization for timing in nano scale FinFET"],"prefix":"10.1587","volume":"12","author":[{"given":"Toshiki","family":"Kanamoto","sequence":"first","affiliation":[{"name":"JEITA EDA Technical Committee"},{"name":"Renesas System Design"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takeichiro","family":"Akamine","sequence":"additional","affiliation":[{"name":"JEITA EDA Technical Committee"},{"name":"Socionext"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroaki","family":"Ammo","sequence":"additional","affiliation":[{"name":"JEITA EDA Technical Committee"},{"name":"Sony"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"Hasegawa","sequence":"additional","affiliation":[{"name":"JEITA EDA Technical Committee"},{"name":"Sony LSI Design"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kouhei","family":"Shimizu","sequence":"additional","affiliation":[{"name":"JEITA EDA Technical Committee"},{"name":"Panasonic Industrial Devices Systems and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshinori","family":"Kumano","sequence":"additional","affiliation":[{"name":"JEITA EDA Technical Committee"},{"name":"RICOH"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masaharu","family":"Kawano","sequence":"additional","affiliation":[{"name":"JEITA EDA Technical Committee"},{"name":"RICOH"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Atsushi","family":"Kurokawa","sequence":"additional","affiliation":[{"name":"JEITA EDA Technical Committee"},{"name":"Hirosaki University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] S. Chaudhuri, P. Mishra and N. K. Jha: International Conference on VLSI Design (2012) 238. DOI:10.1109\/VLSID.2012.77","DOI":"10.1109\/VLSID.2012.77"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] M. Alioto: IEEE International Symposium on Circuits and Systems (2010) 3204. DOI:10.1109\/ISCAS.2010.5537930","DOI":"10.1109\/ISCAS.2010.5537930"},{"key":"3","unstructured":"[3] BSIM-CMG (Berkeley Short-channel IGFET Model - Common Multi-Gate) 107.0.0 (2013) http:\/\/www-device.eecs.berkeley.edu\/bsim\/?page=BSIMCMG."},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] D. Hisamoto, W.-C. Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E. Anderson, T.-J. King, J. Bokor and C. Hu: IEEE Trans. Electron Dev. <b>47<\/b> (2000) 2320. DOI:10.1109\/16.887014","DOI":"10.1109\/16.887014"},{"key":"5","unstructured":"[5] Synopsys Corp.: Raphael Interconnect Analysis Program Reference Manual, Version D-2010.03 (2010)."},{"key":"6","unstructured":"[6] Predictive Technology Model (PTM), http:\/\/ptm.asu.edu."},{"key":"7","unstructured":"[7] NanGate Free 45 nm Open Source Digital Cell Library, http:\/\/si2.org\/openeda.si2.org\/projects\/nangatelib."},{"key":"8","unstructured":"[8] Synopsys Corp.: HSPICE Reference Manual, Version I-2013.12-SP1-1 (2012)."},{"key":"9","unstructured":"[9] The International Technology Roadmap for Semiconductors (ITRS2007), http:\/\/public.itrs.net."},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] A. Todoroki and T. Ishikawa: Compos. Struct. <b>64<\/b> (2004) 349. DOI:10.1016\/j.compstruct.2003.09.004","DOI":"10.1016\/j.compstruct.2003.09.004"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/12\/9\/12_12.20150297\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T09:36:30Z","timestamp":1498210590000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/12\/9\/12_12.20150297\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":10,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2015]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.12.20150297","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015]]}}}