{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T10:55:01Z","timestamp":1759229701602},"reference-count":13,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"20","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2015]]},"DOI":"10.1587\/elex.12.20150695","type":"journal-article","created":{"date-parts":[[2015,9,14]],"date-time":"2015-09-14T22:02:57Z","timestamp":1442268177000},"page":"20150695-20150695","source":"Crossref","is-referenced-by-count":6,"title":["Two phase clocked subthreshold adiabatic logic circuit"],"prefix":"10.1587","volume":"12","author":[{"given":"Kazunari","family":"Kato","sequence":"first","affiliation":[{"name":"Graduate School of Eng., Gifu University"}]},{"given":"Yasuhiro","family":"Takahashi","sequence":"additional","affiliation":[{"name":"Faculty of Eng., Gifu University"}]},{"given":"Toshikazu","family":"Sekine","sequence":"additional","affiliation":[{"name":"Faculty of Eng., Gifu University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] A. Wang, B. H. Calhoun and A. P. Chandrakasan: <i>Sub-threshold Design for Ultra Low-Power System<\/i> (Springer, 2006).","DOI":"10.1145\/1165573.1165661"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] B. H. Calhoun and A. P. Chandrakasan: IEEE J. Solid-State Circuits <b>41<\/b> (2006) 238. DOI:10.1109\/JSSC.2005.859886","DOI":"10.1109\/JSSC.2005.859886"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] L. Nazhandali, B. Zhai, J. Olson, A. Reeves, M. Minuth, R. Helfand, S. Pant, T. Austin and D. Blaauw: ISCA (2005) 197. DOI:10.1109\/ISCA.2005.26","DOI":"10.1109\/ISCA.2005.26"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] J. S. Denker: Proc. IEEE Int. Symp. Low Power Electronics (1994) 94. DOI:10.1109\/LPE.1994.573218","DOI":"10.1109\/LPE.1994.573218"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] Y. Moon and D. K. Jeong: IEEE J. Solid-State Circuits <b>31<\/b> (1996) 514. DOI:10.1109\/4.499727","DOI":"10.1109\/4.499727"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] A. Vetuli, S. D. Pascoli and L. M. Reyneri: Electron. Lett. <b>32<\/b> (1996) 1867. DOI:10.1049\/el:19961272","DOI":"10.1049\/el:19961272"},{"key":"7","unstructured":"[7] M. Khatir and A. Moradi: \u201cSecure adiabatic logic: A low-energy DPA-resistant logic style,\u201d <i>Cryptology ePrint Archive<\/i>, Report 2008\/123 (2008) http:\/\/eprint.iacr.org\/2008\/123."},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] D. Maksimovi\u0107, V. G. Oklobd\u017eija, B. Nikoli\u0107 and K. W. Current: IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>8<\/b> (2000) 460. DOI:10.1109\/92.863629","DOI":"10.1109\/92.863629"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] S. Cho, T. Harada and M. Yokoyama: IEICE Electron. Express <b>9<\/b> (2012) 1576. DOI:10.1587\/elex.9.1576","DOI":"10.1587\/elex.9.1576"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] M. Khatir, H. G. Mohammadi and A. Ejilali: Proc. IEEE Int. Conf. Computer Design (2010) 138. DOI:10.1109\/ICCD.2010.5647815","DOI":"10.1109\/ICCD.2010.5647815"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] J. Hu and L. Yu: J. Convergence Inf. Tech. <b>7<\/b> [6] (2012) 154. DOI:10.4156\/jcit.vol7.issue6.19","DOI":"10.4156\/jcit.vol7.issue6.19"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] K. Kato, Y. Takahashi and T. Sekine: IEEE Int. Symp. on Circuit and Syst. (ISCAS2014) (2014) 598. DOI:10.1109\/ISCAS.2014.6865206","DOI":"10.1109\/ISCAS.2014.6865206"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] Y. Takahashi and H. Sato: IEEJ Trans. Electr., Inf. Syst. <b>133<\/b> (2013) 220. DOI:10.1541\/ieejeiss.133.220","DOI":"10.1541\/ieejeiss.133.220"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/12\/20\/12_12.20150695\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,30]],"date-time":"2019-08-30T14:32:42Z","timestamp":1567175562000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/12\/20\/12_12.20150695\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":13,"journal-issue":{"issue":"20","published-print":{"date-parts":[[2015]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.12.20150695","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015]]}}}