{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T09:03:43Z","timestamp":1648717423191},"reference-count":12,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160142","type":"journal-article","created":{"date-parts":[[2016,3,24]],"date-time":"2016-03-24T18:08:03Z","timestamp":1458842883000},"page":"20160142-20160142","source":"Crossref","is-referenced-by-count":0,"title":["Dual priority congestion aware shared-resource Network-on-Chip architecture"],"prefix":"10.1587","volume":"13","author":[{"given":"Hao","family":"Shu","sequence":"first","affiliation":[{"name":"School of Microelectronics, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiangyi","family":"Shi","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peijun","family":"Ma","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huaxi","family":"Gu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ISN, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weitao","family":"Pan","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ISN, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lin-an","family":"Yang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] U. Y. Ogras, J. Hu and R. Marculescu: Int. Conf. Hardware\/Software Codesign Syst. Synthesis (2005) 69. DOI:10.1145\/1084834.1084856","DOI":"10.1145\/1084834.1084856"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] R. Marculescu, U. Y. Ogras, L. Peh, N. E. Jerger and Y. Hoskote: IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>28<\/b> (2009) 3. DOI:10.1109\/TCAD.2008.2010691","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] M. Ebrahimi, H. Tenhunen and M. Dehyadegari: J. Syst. Archit. <b>59<\/b> (2013) 516. DOI:10.1016\/j.sysarc.2013.03.006","DOI":"10.1016\/j.sysarc.2013.03.006"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] M. Li, H. X. Gu, Y. T. Yang and K. Wang: IEICE Electron. Express <b>11<\/b> (2014) 20140790. DOI:10.1587\/elex.11.20140790","DOI":"10.1587\/elex.11.20140790"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C. C. Miao, J. F. Brown, III and A. Agarwal: IEEE Micro <b>27<\/b> [5] (2007) 15. DOI:10.1109\/MM.2007.4378780","DOI":"10.1109\/MM.2007.4378780"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] E. Kakoulli, V. Soteriou and T. Theocharides: IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>31<\/b> (2012) 418. DOI:10.1109\/TCAD.2011.2170568","DOI":"10.1109\/TCAD.2011.2170568"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] M. Li, Q. A. Zeng and W. B. Jone: Proc. Des. Autom. Conf. (2006) 849. DOI:10.1145\/1146909.1147125","DOI":"10.1145\/1146909.1147125"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] P. Lotfi-Kamran, A. M. Rahmani, M. Daneshtalab, A. Afzali-Kusha and Z. Navabi: J. Syst. Archit. <b>56<\/b> (2010) 256. DOI:10.1016\/j.sysarc.2010.05.002","DOI":"10.1016\/j.sysarc.2010.05.002"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] A. T. Tran and B. M. Baas: IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>22<\/b> (2014) 1391. DOI:10.1109\/TVLSI.2013.2268548","DOI":"10.1109\/TVLSI.2013.2268548"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] P. Gratz, B. Grot and S. W. Keckler: Proc. Int. Symp. High Perform. Comput. Archit. (2008) 203. DOI:10.1109\/HPCA.2008.4658640","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] S. Ma, N. E. Jerger and Z. Wang: Proc. Int. Symp. Comput. Archit. (2011) 413. DOI:10.1145\/2000064.2000113","DOI":"10.1145\/2000064.2000113"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] H. Hsin, E. Chang and A. Wu: IEEE Trans. Parallel Distrib. Syst. <b>25<\/b> (2014) 1626. DOI:10.1109\/TPDS.2013.299","DOI":"10.1109\/TPDS.2013.299"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/7\/13_13.20160142\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T05:16:35Z","timestamp":1498281395000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/7\/13_13.20160142\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":12,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160142","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}