{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:58:29Z","timestamp":1761663509101},"reference-count":18,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160220","type":"journal-article","created":{"date-parts":[[2016,5,23]],"date-time":"2016-05-23T15:37:24Z","timestamp":1464017844000},"page":"20160220-20160220","source":"Crossref","is-referenced-by-count":5,"title":["A novel technique for technology-scalable STT-RAM based L1 instruction cache"],"prefix":"10.1587","volume":"13","author":[{"given":"Joonho","family":"Kong","sequence":"first","affiliation":[{"name":"School of Electronics Engineering, College of IT Engineering, Kyungpook National University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] J. Ahn and K. Choi: \u201cLASIC: loop-aware sleepy instruction caches based on STT-RAM technology,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>5<\/b> (2014) 1197 (DOI: 10.1109\/TVLSI.2013.2265278).","DOI":"10.1109\/TVLSI.2013.2265278"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] J. Ahn, <i>et al.<\/i>: \u201cDASCA: dead write prediction assisted STT-RAM cache architecture,\u201d Proc. of 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA) <b>2<\/b> (2014) 25 (DOI: 10.1109\/HPCA.2014.6835944).","DOI":"10.1109\/HPCA.2014.6835944"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] A. Jog, <i>et al.<\/i>: \u201cCache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs,\u201d Proc. of 2012 49th ACM\/EDAC\/IEEE Design Automation Conference (DAC) <b>6<\/b> (2012) 243 (DOI: 10.1145\/2228360.2228406).","DOI":"10.1145\/2228360.2228406"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] Y. Liet al.: \u201cC1C: a configurable, compiler-guided STT-RAM L1 cache,\u201d ACM Trans. Archit. Code Optim. <b>12<\/b> (2013) 52 (DOI: 10.1145\/2541228.2555308).","DOI":"10.1145\/2541228.2555308"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Z. Wang, <i>et al.<\/i>: \u201cAdaptive placement and migration policy for an STT-RAM-based hybrid cache,\u201d Proc. of 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA) <b>2<\/b> (2014) 13 (DOI: 10.1109\/HPCA.2014.6835933).","DOI":"10.1109\/HPCA.2014.6835933"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] J. Wang, <i>et al.<\/i>: \u201cA coherent hybrid SRAM and STT-RAM L1 cache architecture for shared memory multicores,\u201d Proc. of 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC) <b>1<\/b> (2014) 610 (DOI: 10.1109\/ASPDAC.2014.6742958).","DOI":"10.1109\/ASPDAC.2014.6742958"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] J. Yao, <i>et al.<\/i>: \u201cAn energy-efficient scheme for STT-RAM L1 cache,\u201d Proc. of 2013 IEEE International Conference on Embedded and Ubiquitous Computing <b>11<\/b> (2013) 1345 (DOI: 10.1109\/HPCC.and.EUC.2013.191).","DOI":"10.1109\/HPCC.and.EUC.2013.191"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] P. Zhou, <i>et al.<\/i>: \u201cEnergy reduction for STT-RAM using early write termination,\u201d Proc. of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) - Digest of Technical Papers <b>11<\/b> (2009) 264.","DOI":"10.1145\/1687399.1687448"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] R. Wang, <i>et al.<\/i>: \u201cSelective restore: an energy efficient read disturbance mitigation scheme for future STT-MRAM,\u201d Proc. of 2015 Design Automation Conference (DAC) <b>6<\/b> (2015) 21 (DOI: 10.1145\/2744769.2744908).","DOI":"10.1145\/2744769.2744908"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] R. Takemura, <i>et al.<\/i>: \u201cHighly-scalable disruptive reading scheme for Gb-scale SPRAM and beyond,\u201d Proc. of 2010 IEEE International Memory Workshop (IMW) <b>5<\/b> (2010) 1 (DOI: 10.1109\/IMW.2010.5488324).","DOI":"10.1109\/IMW.2010.5488324"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] Z. Sun, <i>et al.<\/i>: \u201cA dual-mode architecture for fast-switching STT-RAM,\u201d Proc. of the 2012 ACM\/IEEE International Symposium on Low Power Electronics and Design <b>7<\/b> (2012) 45 (DOI: 10.1145\/2333660.2333673).","DOI":"10.1145\/2333660.2333673"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] Y. Zhanget al.: \u201cRead performance: the newest barrier in scaled STT-RAM.,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 1170 (DOI: 10.1109\/TVLSI.2014.2326797).","DOI":"10.1109\/TVLSI.2014.2326797"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] R. Bishnoi, <i>et al.<\/i>: \u201cRead disturb fault detection in STT-MRAM,\u201d Proc. of 2014 International Test Conference <b>10<\/b> (2014) 1.","DOI":"10.1109\/TEST.2014.7035342"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] A. Raychowdhury: \u201cPulsed read in spin transfer torque (STT) memory bitcell for lower read disturb,\u201d Proc. of 2013 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH) <b>7<\/b> (2013) 34 (DOI: 10.1109\/NanoArch.2013.6623037).","DOI":"10.1109\/NanoArch.2013.6623037"},{"key":"15","unstructured":"[15] J. P. Kim, <i>et al.<\/i>: \u201cA 45 nm 1 Mb Embedded STT-MRAM with design techniques to minimize read-disturbance,\u201d Proc. of 2011 Symposium on VLSI Circuits (VLSIC) <b>6<\/b> (2011) 296."},{"key":"16","unstructured":"[16] J. J. Sharkey, <i>et al.<\/i>: \u201cM-Sim: a flexible, multithreaded architectural simulation environment,\u201d Technical Report CS-TR-05-DP01, Department of Computer Science, State University of New York at Binghamton (2005)."},{"key":"17","unstructured":"[17] ARM Cortex-A15. Available: http:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a15.php."},{"key":"18","unstructured":"[18] N. Muralimanohar and R. Balasubramonian: CACTI 6.0: A Tool to Model Large Caches."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/11\/13_13.20160220\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,8]],"date-time":"2019-09-08T16:27:49Z","timestamp":1567960069000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/11\/13_13.20160220\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":18,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160220","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}