{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T21:52:52Z","timestamp":1648936372320},"reference-count":15,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160276","type":"journal-article","created":{"date-parts":[[2016,5,23]],"date-time":"2016-05-23T11:37:25Z","timestamp":1464003445000},"page":"20160276-20160276","source":"Crossref","is-referenced-by-count":0,"title":["Cooperative cache memory (CCM) based on the performance efficiency for 3D stacked memory system"],"prefix":"10.1587","volume":"13","author":[{"given":"Hongyeol","family":"Lim","sequence":"first","affiliation":[{"name":"Department of Computer Engineering, Sejong University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gi-Ho","family":"Park","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, Sejong University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] A. Jaleel, <i>et al.<\/i>: \u201cHigh performance cache replacement using re-reference interval prediction (RRIP),\u201d Proc. of the 37th Annual Intl. Symposium on Computer Architecture (2010) 60 (DOI: 10.1145\/1815961.1815971).","DOI":"10.1145\/1815961.1815971"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] C.-J. Wu, <i>et al.<\/i>: \u201cPACMan: prefetch-aware cache management for high performance caching,\u201d Proc. of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture (2011) 442 (DOI: 10.1145\/2155620.2155672).","DOI":"10.1145\/2155620.2155672"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] C. Liu, <i>et al.<\/i>: \u201cBridging the processor-memory performance gap with 3D IC technology,\u201d Design &amp; Test Computers (2005) 556 (DOI: 10.1109\/MDT.2005.134).","DOI":"10.1109\/MDT.2005.134"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] T. Ono, <i>et al.<\/i>: \u201cAdaptive cache-line size management on 3D integrated microprocessors,\u201d Proc. of the 24th International Symposium on Computer Architecture, 2009 International SoC Design Conference (2009) 472.","DOI":"10.1109\/SOCDC.2009.5423920"},{"key":"5","unstructured":"[5] N. P. Jouppi, \u201cImproving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffer,\u201d Proc. of 17th International Symposinum on Computer Architecture (1990) 364 (DOI: 10.1145\/325164.325162)."},{"key":"6","unstructured":"[6] S. Palacharla and R. E. Kessler: \u201cEvaluating stream buffer as a secondary cache replacement,\u201d Proc. of the 21th International Symposinum on Computer Architecture (1994) 24 (DOI: 10.1145\/191995.192014)."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] K. J. Nesbit and J. E. Smith: \u201cData cache prefetching using a global history buffer,\u201d Proc. of the 10th IEEE Symposium on High-Performance Computer Architecture (2004) (DOI: 10.1109\/HPCA.2004.10030).","DOI":"10.1109\/HPCA.2004.10030"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] D. Joseph and D. Grunwald: \u201cPrefetching using Markov predictors,\u201d Proc. of the 24th International Symposium on Computer Architecture (1997) 252 (DOI: 10.1145\/264107.264207).","DOI":"10.1145\/264107.264207"},{"key":"9","unstructured":"[9] J. Sharkey: \u201cM-Sim: a flexible, multithreaded architectural simulation environment,\u201d Technical Report CS-TR-05-DP01, Department of Computer Science, State University of New York at Binghamton (2005)."},{"key":"10","unstructured":"[10] A. Jeleel, \u201cMemory characterization of workloads using instrumentation driven simulation \u2014 a pin-based memory characterization of the SPEC CPU 2000 and SPEC 2006 benchmark suites,\u201d Intel VSSAD Technical Report (2007)."},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] M. R. Guthaus, <i>et al.<\/i>: \u201cMiBench: a free, commercially representative embedded benchmark suite,\u201d IEEE 4th Annual Workshop on Workload Characterization (2001) 3 (DOI: 10.1109\/WWC.2001.990739).","DOI":"10.1109\/WWC.2001.990739"},{"key":"12","unstructured":"[12] S. Thoziyoor, \u201cCACTI 5.3,\u201d HP Laboratories, Palo Alto (2001) 3."},{"key":"13","unstructured":"[13] L. McVoy and C. Staelin: \u201clmbench: portable tools for performance analysis,\u201d Proc. of the 1996 Annual Conference on USENIX Annual Technical Conference (1996) 23."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] D. H. Woo, <i>et al.<\/i>: \u201cAn optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth,\u201d The 16th International Symposium on High Performance Computer Architecture (2010) 1 (DOI: 10.1109\/HPCA.2010.5416628).","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] H. Y. Lim and G. H. Park: \u201cAdaptive prefetching scheme for exploiting massive memory bandwidth of 3-D IC technology,\u201d IEEE Conference on 3D IC 2011 (2011) 1 (DOI: 10.1109\/3DIC.2012.6263038).","DOI":"10.1109\/3DIC.2012.6263038"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/12\/13_13.20160276\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T10:35:33Z","timestamp":1498300533000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/12\/13_13.20160276\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":15,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160276","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}