{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T17:28:21Z","timestamp":1648661301285},"reference-count":11,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160302","type":"journal-article","created":{"date-parts":[[2016,4,19]],"date-time":"2016-04-19T18:10:45Z","timestamp":1461089445000},"page":"20160302-20160302","source":"Crossref","is-referenced-by-count":0,"title":["Robust activating timing for SRAM SA with replica cell voltage boosted circuit"],"prefix":"10.1587","volume":"13","author":[{"given":"Zhengping","family":"Li","sequence":"first","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingming","family":"Xie","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xincun","family":"Ji","sequence":"additional","affiliation":[{"name":"College of Electronic Science and Engineering, Nanjing University of Posts and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongliang","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] B. Mohammad: \u201cEmbedded memory interface logic and interconnect testing,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 1946 (DOI: 10.1109\/TVLSI.2014.2354381).","DOI":"10.1109\/TVLSI.2014.2354381"},{"key":"2","unstructured":"[2] E. J. Marinissen, <i>et al.<\/i>: \u201cChallenges in embedded memory design and test,\u201d Proc.-Design, Automation and Test in Europe <b>2<\/b> (2005) 722 (DOI: 10.1109\/DATE.2005.92)."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] B. S. Amrutur and M. A. Horowitz: \u201cA replica technique for wordline and sense control in low-power SRAMs,\u201d IEEE J. Solid-State Circuits <b>33<\/b> (1998) 1208 (DOI: 10.1109\/4.705359).","DOI":"10.1109\/4.705359"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] Y. Nikiet al.: \u201cA digitized replica bitline delay technique for random-variation-tolerant timing generation of SRAM sense amplifiers,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 2545 (DOI: 10.1109\/JSSC.2011.2164294).","DOI":"10.1109\/JSSC.2011.2164294"},{"key":"5","unstructured":"[5] S. Komatsu, <i>et al.<\/i>: \u201cA 40-nm low-power SRAM with multi-stage replica-bitline technique for reducing timing variation,\u201d IEEE Custom Integrated Circuits Conference, CICC (2009) 701 (DOI: 10.1109\/CICC.2009.5280731)."},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] K. Miyajiet al.: \u201cImprovement of read margin and its distribution by V<i><sub>TH<\/sub><\/i> mismatch self-repair in 6T-SRAM with asymmetric pass gate transistor formed by post-process local electron injection,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 2180 (DOI: 10.1109\/JSSC.2011.2147030).","DOI":"10.1109\/JSSC.2011.2147030"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] Y. Liet al.: \u201cAn area-efficient dual replica-bitline delay technique for process-variation-tolerant low voltage SRAM sense amplifier timing,\u201d IEICE Electron. Express <b>11<\/b> (2014) 20130992 (DOI: 10.1587\/elex.11.20130992).","DOI":"10.1587\/elex.11.20130992"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] C. Penget al.: \u201cA novel cascade control replica-bitline delay technique for reducing timing process-variation of SRAM sense amplifier,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150102 (DOI: 10.1587\/elex.12.20150102).","DOI":"10.1587\/elex.12.20150102"},{"key":"9","unstructured":"[9] R. Heald and P. Wang: \u201cVariability in sub-100nm SRAM designs,\u201d IEEE International Conference on Computer-Aided Design, ICCAD (2004) 347 (DOI: 10.1109\/ICCAD.2004.1382599)."},{"key":"10","unstructured":"[10] U. Arslan, <i>et al.<\/i>: \u201cVariation-tolerant SRAM sense-amplifier timing using configurable replica bitlines,\u201d IEEE Custom Integrated Circuits Conference, CICC (2008) 415 (DOI: 10.1109\/CICC.2008.4672108)."},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] F. Tachibanaet al.: \u201cA 27% active and 85% standby power reductionin dual-power-supply SRAM using BL power calculator and digitally controllable retention circuit,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 118 (DOI: 10.1109\/JSSC.2013.2280312).","DOI":"10.1109\/JSSC.2013.2280312"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/10\/13_13.20160302\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,10,18]],"date-time":"2016-10-18T22:44:24Z","timestamp":1476830664000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/10\/13_13.20160302\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":11,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160302","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}