{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T16:53:28Z","timestamp":1649091208153},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"14","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160314","type":"journal-article","created":{"date-parts":[[2016,4,25]],"date-time":"2016-04-25T22:27:35Z","timestamp":1461623255000},"page":"20160314-20160314","source":"Crossref","is-referenced-by-count":4,"title":["Time-multiplexed test access architecture for stacked integrated circuits"],"prefix":"10.1587","volume":"13","author":[{"given":"Muhammad Adil","family":"Ansari","sequence":"first","affiliation":[{"name":"Department of Computer Science & Engineering, Hanyang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jihun","family":"Jung","sequence":"additional","affiliation":[{"name":"Department of Computer Science & Engineering, Hanyang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dooyoung","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Computer Science & Engineering, Hanyang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungju","family":"Park","sequence":"additional","affiliation":[{"name":"Department of Computer Science & Engineering, Hanyang University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] E. J. Marinissen: \u201cChallenges and emerging solutions in testing TSV-based 2.5D- and 3D-stacked ICs,\u201d Proc. IEEE Design, Automation Test in Europe <b>2<\/b> (2012) 1277 (DOI: 10.1109\/DATE.2012.6176689).","DOI":"10.1109\/DATE.2012.6176689"},{"key":"2","unstructured":"[2] \u201cIEEE 3D-Test P1838 Working Group.\u201d [Online]. Available: http:\/\/grouper.ieee.org\/groups\/3Dtest\/."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] B. Noiaet al.: \u201cTest-architecture optimization and test scheduling for TSV-based 3-D stacked ICs,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 30 (2011) 1705 (DOI: 10.1109\/TCAD.2011.2160177).","DOI":"10.1109\/TCAD.2011.2160177"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] M. Agrawalet al.: \u201cReuse-based optimization for prebond and post-bond testing of 3-D-stacked ICs,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 34 (2015) 122 (DOI: 10.1109\/TCAD.2014.2369747).","DOI":"10.1109\/TCAD.2014.2369747"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] L. Jiang, <i>et al.<\/i>: \u201cTest architecture design and optimization for three-dimensional SoCs,\u201d Proc. IEEE Design, Automation &amp; Test in Europe Conference &amp; Exhibition (2009) 220 (DOI: 10.1109\/DATE.2009.5090661).","DOI":"10.1109\/DATE.2009.5090661"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] L. Jiang, <i>et al.<\/i>: \u201cLayout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint,\u201d Proc. IEEE\/ACM International Conference on Computer-Aided Design (2009) 191 (DOI: 10.1145\/1687399.1687434).","DOI":"10.1145\/1687399.1687434"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] B. Noia, <i>et al.<\/i>: \u201cTest-architecture optimization for TSV-based 3D stacked ICs,\u201d Proc. IEEE European Test Symposium (2010) 24 (DOI: 10.1109\/ETSYM.2010.5512787).","DOI":"10.1109\/ETSYM.2010.5512787"},{"key":"8","unstructured":"[8] G. Y. Kim: \u201cPractical considerations on ATE for high performance probe card,\u201d Test Technology Workshop \u201cFuture IC Test Challenges\u201d (2014) http:\/\/www.koreatest.or.kr\/sub08\/sub09_data\/\uae40\uaddc\uc5f4.pdf."},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] R. Shaikh, <i>et al.<\/i>: \u201cAt-speed capture power reduction using layout-aware granular clock gate enable controls,\u201d Proc. IEEE International Test Conference (2014) 1 (DOI: 10.1109\/TEST.2014.7035296).","DOI":"10.1109\/TEST.2014.7035296"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] E. J. Marinissen, <i>et al.<\/i>: \u201cA set of benchmarks for modular testing of SOCs,\u201d Proc. IEEE International Test Conference (2002) 519 (DOI: 10.1109\/TEST.2002.1041802).","DOI":"10.1109\/TEST.2002.1041802"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/14\/13_13.20160314\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T11:45:21Z","timestamp":1498304721000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/14\/13_13.20160314\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":10,"journal-issue":{"issue":"14","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160314","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}