{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T10:27:09Z","timestamp":1780050429255,"version":"3.53.1"},"reference-count":15,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160382","type":"journal-article","created":{"date-parts":[[2016,5,25]],"date-time":"2016-05-25T18:07:11Z","timestamp":1464199631000},"page":"20160382-20160382","source":"Crossref","is-referenced-by-count":7,"title":["Read\/write margin enhanced 10T SRAM for low voltage application"],"prefix":"10.1587","volume":"13","author":[{"given":"Chunyu","family":"Peng","sequence":"first","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lijun","family":"Guan","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wenjuan","family":"Lu","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiulong","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xincun","family":"Ji","sequence":"additional","affiliation":[{"name":"College of Electronic Science and Engineering, Nanjing University of Posts and Telecommunications"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] L. Wenet al.: \u201cSingle-ended, robust 8T SRAM cell for low-voltage operation,\u201d Microelectronics J. <b>44<\/b> (2013) 718 (DOI: 10.1016\/j.mejo.2013.04.007).","DOI":"10.1016\/j.mejo.2013.04.007"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] M. F. Changet al.: \u201cA differential data-aware power-supplied (D<sup>2<\/sup>AP) 8T SRAM cell with expanded write\/read stabilities for lower VDDmin applications,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 1234 (DOI: 10.1109\/JSSC.2010.2048496).","DOI":"10.1109\/JSSC.2010.2048496"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] C. B. Kushwah and S. K. Vishvakarma: \u201cA single-ended with dynamic feedback control 8T subthreshold SRAM cell,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 373 (DOI: 10.1109\/TVLSI.2015.2389891).","DOI":"10.1109\/TVLSI.2015.2389891"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] D. Kim, <i>et al.<\/i>: \u201cVariation-aware static and dynamic writability analysis for voltage-scaled bit-interleaved 8-T SRAMs,\u201d International symposium on Low-power electronics and design (ISLPED) (2011) 145 (DOI: 10.1109\/ISLPED.2011.5993627).","DOI":"10.1109\/ISLPED.2011.5993627"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] G. Pasandi and S. M. Fakhraie: \u201cA 256-kb 9T near-threshold SRAM with 1k cells per bitline and enhanced write and read operations,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 2438 (DOI: 10.1109\/TVLSI.2014.2377518).","DOI":"10.1109\/TVLSI.2014.2377518"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] H. Zhu and V. Kursun: \u201cA comprehensive comparison of data stability enhancement techniques with novel nanoscale SRAM cells under parameter fluctuations,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>61<\/b> (2014) 1473 (DOI: 10.1109\/TCSI.2013.2289411).","DOI":"10.1109\/TCSI.2013.2289411"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] J. P. Kulkarniet al.: \u201cA read-disturb-free, differential sensing 1R\/1W port, 8T bitcell array,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>19<\/b> (2011) 1727 (DOI: 10.1109\/TVLSI.2010.2055169).","DOI":"10.1109\/TVLSI.2010.2055169"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] H. Farkhaniet al.: \u201cA new write assist technique for SRAM design in 65 nm CMOS technology,\u201d Integration <b>50<\/b> (2015) 16 (DOI: 10.1016\/j.vlsi.2015.01.001).","DOI":"10.1016\/j.vlsi.2015.01.001"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] R. Saeidiet al.: \u201cA subthreshold symmetric SRAM cell with high read stability,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>61<\/b> (2014) 26 (DOI: 10.1109\/TCSII.2013.2291064).","DOI":"10.1109\/TCSII.2013.2291064"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] J. S. Shahet al.: \u201cA 32 kb macro with 8T soft error robust, SRAM cell in 65-nm CMOS,\u201d IEEE Trans. Nucl. Sci. <b>62<\/b> (2015) 1367 (DOI: 10.1109\/TNS.2015.2429589).","DOI":"10.1109\/TNS.2015.2429589"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] Y. Chung and D. Y. Lee: \u201cDifferential-read symmetrical 8T SRAM bit-cell with enhanced data stability,\u201d Electron. Lett. <b>46<\/b> (2010) 1258 (DOI: 10.1049\/el.2010.1378).","DOI":"10.1049\/el.2010.1378"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] L. Chang, <i>et al.<\/i>: \u201cStable SRAM cell design for the 32 nm node and beyond,\u201d Symposium on VLSI Technology Digest of Technical Papers (2005) 128 (DOI: 10.1109\/.2005.1469239).","DOI":"10.1109\/.2005.1469239"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] N. Verma and A. P. Chandrakasan: \u201cUltra-Low-Voltage SRAM Design,\u201d Springer US (2009) 89 (DOI: 10.1007\/978-0-387-88497-4_4).","DOI":"10.1007\/978-0-387-88497-4_4"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] E. Seevincket al.: \u201cStatic-noise margin analysis of MOS SRAM cells,\u201d IEEE J. Solid-State Circuits <b>22<\/b> (1987) 748 (DOI: 10.1109\/JSSC.1987.1052809).","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] K. Zhanget al.: \u201cA 3-GHz 70-Mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 146 (DOI: 10.1109\/JSSC.2005.859025).","DOI":"10.1109\/JSSC.2005.859025"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/12\/13_13.20160382\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T11:01:37Z","timestamp":1498302097000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/12\/13_13.20160382\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":15,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160382","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}