{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T21:33:36Z","timestamp":1648676016368},"reference-count":26,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160411","type":"journal-article","created":{"date-parts":[[2016,5,18]],"date-time":"2016-05-18T18:06:26Z","timestamp":1463594786000},"page":"20160411-20160411","source":"Crossref","is-referenced-by-count":1,"title":["Light-weight one-cycle timing error correction based on hardware software co-design"],"prefix":"10.1587","volume":"13","author":[{"given":"Li","family":"Zhanhui","sequence":"first","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ding","family":"Yong","sequence":"additional","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan","family":"Xiaolang","sequence":"additional","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University"},{"name":"State Key Laboratory of ASIC and System, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meng","family":"Jianyi","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiang","family":"Xiaoyan","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] S. Nassif, <i>et al.<\/i>: \u201cHigh Performance CMOS Variability in the 65nm Regime and Beyond,\u201d IEDM Tech. Dig. (2007) 569 (DOI: 10.1109\/IEDM.2007.4419002).","DOI":"10.1109\/IEDM.2007.4419002"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] K. Bowmanet al.: \u201cCircuit techniques for dynamic variation tolerance,\u201d DAC (2009) 4 (DOI: 10.1145\/1629911.1629915).","DOI":"10.1145\/1629911.1629915"},{"key":"3","unstructured":"[3] D. Ernst, <i>et al.<\/i>: \u201cRazor: a low-power pipeline based on circuit-level timing speculation,\u201d MICRO-36 (2003) 7 (DOI: 10.1109\/MICRO.2003.1253179)."},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] S. Daset al.: \u201cRazorII: In Situ Error Detection and Correction for PVT and SER Tolerance,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 32 (DOI: 10.1109\/JSSC.2008.2007145).","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] I. Kwonet al.: \u201cRazor-Lite: A Light-Weight Register for Error Detection by Observing Virtual Supply Rails,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 2054 (DOI: 10.1109\/JSSC.2014.2328658).","DOI":"10.1109\/JSSC.2014.2328658"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] K. A. Bowmanet al.: \u201cEnergy-Efficient and Metastability-Immune Resilient Circuits for Dynamic Variation Tolerance,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 49 (DOI: 10.1109\/JSSC.2008.2007148).","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] D. Bullet al.: \u201cA Power-Efficient 32 bit ARM Processor Using Timing-Error Detection and Correction for Transient-Error Tolerance and Adaptation to PVT Variation,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 18 (DOI: 10.1109\/JSSC.2010.2079410).","DOI":"10.1109\/JSSC.2010.2079410"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] K. A. Bowmanet al.: \u201cA 45 nm Resilient Microprocessor Core for Dynamic Variation Tolerance,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 194 (DOI: 10.1109\/JSSC.2010.2089657).","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] M. Fojtiket al.: \u201cBubble Razor: Eliminating Timing Margins in an ARM Cortex-M3 Processor in 45 nm CMOS Using Architecturally Independent Error Detection and Correction,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 66 (DOI: 10.1109\/JSSC.2012.2220912).","DOI":"10.1109\/JSSC.2012.2220912"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] S. Kim and M. Seok: \u201cVariation-Tolerant, Ultra-Low-Voltage Microprocessor With a Low-Overhead, Within-a-Cycle In-Situ Timing-Error Detection and Correction Technique,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 1478 (DOI: 10.1109\/JSSC.2015.2418713).","DOI":"10.1109\/JSSC.2015.2418713"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] D. Ernstet al.: \u201cRazor: circuit-level correction of timing errors for low-power operation,\u201d IEEE Micro <b>24<\/b> (2004) 10 (DOI: 10.1109\/MM.2004.85).","DOI":"10.1109\/MM.2004.85"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] C. M. Huang, <i>et al.<\/i>: \u201cAn energy-efficient resilient flip-flop circuit with built-in timing-error detection and correction,\u201d VLSI-DAT Inter. Sym. (2015) 1 (DOI: 10.1109\/VLSI-DAT.2015.7114574).","DOI":"10.1109\/VLSI-DAT.2015.7114574"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] R. Ye, <i>et al.<\/i>: \u201cOn the premises and prospects of timing speculation,\u201d ATECE EDA Con. (2015) 605 (DOI: 10.7873\/DATE.2015.0440).","DOI":"10.7873\/DATE.2015.0440"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] M. R. Choudhuryet al.: \u201cTime-Borrowing Circuit Designs and Hardware Prototyping for Timing Error Resilience,\u201d IEEE Trans. Comput. <b>63<\/b> (2014) 497 (DOI: 10.1109\/TC.2012.190).","DOI":"10.1109\/TC.2012.190"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] I. Shinet al.: \u201cOne-Cycle Correction of Timing Errors in Pipelines With Standard Clocked Elements,\u201d IEEE (DOI: 10.1109\/TVLSI.2015.2409118).","DOI":"10.1109\/TVLSI.2015.2409118"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] V. J. Reddi and D. Brooks: \u201cResilient Architectures via Collaborative Design: Maximizing Commodity Processor Performance in the Presence of Variations,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>30<\/b> (2011) 1429 (DOI: 10.1109\/TCAD.2011.2163635).","DOI":"10.1109\/TCAD.2011.2163635"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] O. Assare and R. Gupta: \u201cTiming analysis of erroneous systems,\u201d CODES (2014) 7 (DOI: 10.1145\/2656075.2656101).","DOI":"10.1145\/2656075.2656101"},{"key":"18","unstructured":"[18] J. Xin and R. Joseph: \u201cIdentifying and predicting timing-critical instructions to boost timing speculation,\u201d MICRO-44 (2011) 128 (DOI: 10.1145\/2155620.2155636)."},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] J. Sartori and R. Kumar: \u201cCompiling for energy efficiency on timing speculative processors,\u201d DAC (2012) 1297 (DOI: 10.1145\/2228360.2228602).","DOI":"10.1145\/2228360.2228602"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] G. Hoang, <i>et al.<\/i>: \u201cExploring circuit timing-aware language and compilation,\u201d ACM SIGPLAN Notices (2011) 46.3.345 (DOI: 10.1145\/1961295.1950405).","DOI":"10.1145\/1961295.1950405"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] K. Chakraborty, <i>et al.<\/i>: \u201cEfficiently tolerating timing violations in pipelined microprocessors,\u201d DAC (2013) 102 (DOI: 10.1145\/2463209.2488860).","DOI":"10.1145\/2463209.2488860"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] V. J. Reddiet al.: \u201cEliminating voltage emergencies via software-guided code transformations,\u201d IEEE TACO <b>7<\/b> (2010) 12 (DOI: 10.1145\/1839667.1839674).","DOI":"10.1145\/1839667.1839674"},{"key":"23","unstructured":"[23] The CSKY Corporation: CK802 Introduction (2012) http:\/\/www.c-sky.com\/product.php?typeid=105."},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] P. Ndaiet al.: \u201cTrifecta: A Nonspeculative Scheme to Exploit Common, Data-Dependent Subcritical Paths,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>18<\/b> (2010) 53 (DOI: 10.1109\/TVLSI.2008.2007491).","DOI":"10.1109\/TVLSI.2008.2007491"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] S. Roy and K. Chakraborty: \u201cPredicting timing violations through instruction-level path sensitization analysis,\u201d DAC (2012) 1074 (DOI: 10.1145\/2228360.2228555).","DOI":"10.1145\/2228360.2228555"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] Y. Chen, <i>et al.<\/i>: \u201cCascaded carry-select adder (C<sup>2<\/sup>SA): a new structure for low-power CSA design,\u201d IEEE. ISLPED (2005) 115 (DOI: 10.1145\/1077603.1077634).","DOI":"10.1145\/1077603.1077634"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/11\/13_13.20160411\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T09:56:35Z","timestamp":1498298195000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/11\/13_13.20160411\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":26,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160411","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}