{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,5]],"date-time":"2025-12-05T12:14:08Z","timestamp":1764936848990},"reference-count":13,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"13","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160447","type":"journal-article","created":{"date-parts":[[2016,6,20]],"date-time":"2016-06-20T18:04:28Z","timestamp":1466445868000},"page":"20160447-20160447","source":"Crossref","is-referenced-by-count":13,"title":["An FPGA approach for high-performance multi-match priority encoder"],"prefix":"10.1587","volume":"13","author":[{"given":"Xuan-Thuan","family":"Nguyen","sequence":"first","affiliation":[{"name":"The University of Electro-Communications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong-Thu","family":"Nguyen","sequence":"additional","affiliation":[{"name":"The University of Electro-Communications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cong-Kha","family":"Pham","sequence":"additional","affiliation":[{"name":"The University of Electro-Communications"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] P. Raj, <i>et al.<\/i>: <i>High-Performance Big-Data Analytics, Computing Systems and Approaches<\/i> (Springer, 2015) 1.","DOI":"10.1007\/978-3-319-20744-5_1"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] S. Blanas, <i>et al.<\/i>: \u201cParallel data analysis directly on scientific file formats,\u201d Proc. ACM SIGMOD Int. Conf. Management of Data (2014) 385 (DOI: 10.1145\/2588555.2612185).","DOI":"10.1145\/2588555.2612185"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] X.-T. Nguyenet al.: \u201cAn FPGA approach for fast bitmap indexing,\u201d IEICE Electron. Express <b>13<\/b> (2016) 20160006 (DOI: 10.1587\/elex.13.20160006).","DOI":"10.1587\/elex.13.20160006"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] M. Faezipour and M. Nourani: \u201cWire-Speed TCAM-Based Architectures for Multimatch Packet Classification,\u201d IEEE Trans. Comput. <b>58<\/b> (2009) 5 (DOI: 10.1109\/TC.2008.159).","DOI":"10.1109\/TC.2008.159"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] D.-H. Leet al.: \u201cAn FPGA-Based Information Detection Hardware System Employing Multi-Match Content Addressable Memory,\u201d IEICE Trans. Fundam. Electron. Commun. Comput. Sci. <b>E95-A<\/b> (2012) 1708 (DOI: 10.1587\/transfun.E95.A.1708).","DOI":"10.1587\/transfun.E95.A.1708"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] C. Kun, <i>et al.<\/i>: \u201cA power-optimized 64-bit priority encoder utilizing parallel priority look-ahead,\u201d IEEE Int. Symp. Circuits Syst. (2004) II-753-6 (DOI: 10.1109\/ISCAS.2004.1329381).","DOI":"10.1109\/ISCAS.2004.1329381"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] S. Abdel-Hafeez and S. Harb: \u201cA VLSI High-Performance Priority Encoder Using Standard CMOS Library,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>53<\/b> (2006) 597 (DOI: 10.1109\/TCSII.2006.876412).","DOI":"10.1109\/TCSII.2006.876412"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] S. K. Maurya and L. T. Clark: \u201cFast and scalable priority encoding using static CMOS,\u201d IEEE Int. Symp. Circuits Syst. (2010) 433 (DOI: 10.1109\/ISCAS.2010.5537688).","DOI":"10.1109\/ISCAS.2010.5537688"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] C.-H. Huanget al.: \u201cDesign of high-performance CMOS priority encoders and incrementer\/decrementers using multilevel lookahead and multilevel folding techniques,\u201d IEEE J. Solid-State Circuits <b>37<\/b> (2002) 63 (DOI: 10.1109\/4.974546).","DOI":"10.1109\/4.974546"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] S.-W. Huang and Y.-J. Chang: \u201cA full parallel priority encoder design used in comparator,\u201d IEEE Int. Midwest Symp. Circuits Syst. (2010) 877 (DOI: 10.1109\/MWSCAS.2010.5548664).","DOI":"10.1109\/MWSCAS.2010.5548664"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] S. K. Maurya and L. T. Clark: \u201cA Dynamic Longest Prefix Matching Content Addressable Memory for IP Routing,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>19<\/b> (2011) 963 (DOI: 10.1109\/TVLSI.2010.2042826).","DOI":"10.1109\/TVLSI.2010.2042826"},{"key":"12","unstructured":"[12] Altera Arria V SoC Development Kit."},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] X.-T. Nguyen, <i>et al.<\/i>: \u201cAn Efficient FPGA-Based Database Processor for Fast Database Analytics,\u201d IEEE Int. Symp. Circuits Syst. (2016) 1758.","DOI":"10.1109\/ISCAS.2016.7538908"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/13\/13_13.20160447\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T12:45:54Z","timestamp":1498308354000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/13\/13_13.20160447\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":13,"journal-issue":{"issue":"13","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160447","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}