{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T08:14:17Z","timestamp":1759133657571},"reference-count":17,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"13","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160504","type":"journal-article","created":{"date-parts":[[2016,6,13]],"date-time":"2016-06-13T19:53:38Z","timestamp":1465847618000},"page":"20160504-20160504","source":"Crossref","is-referenced-by-count":12,"title":["An ultra-long FFT architecture implemented in a reconfigurable application specified processor"],"prefix":"10.1587","volume":"13","author":[{"given":"Feng","family":"Han","sequence":"first","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Li","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kun","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fan","family":"Feng","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongbing","family":"Pan","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Baoning","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guoqiang","family":"He","sequence":"additional","affiliation":[{"name":"Nanjing Research Institute of Electronic Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Lin","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] K. Natroshviliet al.: \u201cFocusing of general bistatic SAR configuration data with 2-D inverse scaled FFT,\u201d IEEE Trans. Geosci. Remote Sens. <b>44<\/b> (2006) 2718 (DOI: 10.1109\/TGRS.2006.872725).","DOI":"10.1109\/TGRS.2006.872725"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] E. Cetin, <i>et al.<\/i>: \u201cAn integrated 256-point complex FFT processor for real-time spectrum analysis and measurement,\u201d IEEE Instrumentation and Measurement Technology Conference, 1997. IMTC\/97. Proc. Sensing, Processing, Networking (1997) 96 (DOI: 10.1109\/IMTC.1997.603923).","DOI":"10.1109\/IMTC.1997.603923"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] M. Sang-Chul, <i>et al.<\/i>: \u201cArea-efficient memory-based architecture for FFT processing,\u201d Proc. of the 2003 International Symposium on Circuits and Systems. ISCAS \u201903 (2003) V (DOI: 10.1109\/ISCAS.2003.1206198).","DOI":"10.1109\/ISCAS.2003.1206198"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] M. Zhen-Guoet al.: \u201cA novel memory-based FFT architecture for real-valued signals based on a radix-2 decimation-in-frequency algorithm,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>62<\/b> (2015) 876 (DOI: 10.1109\/TCSII.2015.2435522).","DOI":"10.1109\/TCSII.2015.2435522"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] K.-H. Chen: \u201cA low-memory-access length-adaptive architecture for 2<i><sup>n<\/sup><\/i>-point FFT,\u201d Circuits Syst. Signal Process. <b>34<\/b> (2015) 459 (DOI: 10.1007\/s00034-014-9862-x).","DOI":"10.1007\/s00034-014-9862-x"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] S. Y. Linet al.: \u201cLow-cost FFT processor for DVB-T2 applications,\u201d IEEE Trans. Consum. Electron. <b>56<\/b> (2010) 2072 (DOI: 10.1109\/TCE.2010.5681074).","DOI":"10.1109\/TCE.2010.5681074"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] V. I. Kelefouraset al.: \u201cA methodology for speeding up fast Fourier transform focusing on memory architecture utilization,\u201d IEEE Trans. Signal Process. <b>59<\/b> (2011) 6217 (DOI: 10.1109\/TSP.2011.2168525).","DOI":"10.1109\/TSP.2011.2168525"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] L. Yu-Weiet al.: \u201cA dynamic scaling FFT processor for DVB-T applications,\u201d IEEE J. Solid-State Circuits <b>39<\/b> (2004) 2005 (DOI: 10.1109\/JSSC.2004.835815).","DOI":"10.1109\/JSSC.2004.835815"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] G. Xuanet al.: \u201cHierarchical design of an application-specific instruction set processor for high-throughput and scalable FFT processing,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>20<\/b> (2012) 551 (DOI: 10.1109\/TVLSI.2011.2105512).","DOI":"10.1109\/TVLSI.2011.2105512"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] S. Kala, <i>et al.<\/i>: \u201cEnergy efficient, scalable, and dynamically reconfigurable FFT architecture for OFDM systems,\u201d 2014 Fifth International Symposium on Electronic System Design (ISED) (2014) 20 (DOI: 10.1109\/ISED.2014.12).","DOI":"10.1109\/ISED.2014.12"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] C. He, <i>et al.<\/i>: \u201cA pipelined memory-efficient architecture for ultra-long variable-size FFT processors,\u201d International Conference on Computer Science and Information Technology, 2008. ICCSIT \u201908 (2008) 357 (DOI: 10.1109\/iccsit.2008.160).","DOI":"10.1109\/ICCSIT.2008.160"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] O. Jung-yeol, <i>et al.<\/i>: \u201cArea and power efficient pipeline FFT algorithm,\u201d IEEE Workshop on Signal Processing Systems Design and Implementation, 2005 (2005) 520 (DOI: 10.1109\/SIPS.2005.1579923).","DOI":"10.1109\/SIPS.2005.1579923"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] P. P. Boopal, <i>et al.<\/i>: \u201cA reconfigurable FFT architecture for variable-length and multi-streaming OFDM standards,\u201d 2013 IEEE International Symposium on Circuits and Systems (ISCAS) (2013) 2066 (DOI: 10.1109\/ISCAS.2013.6572279).","DOI":"10.1109\/ISCAS.2013.6572279"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] B. M. Baas: \u201cA low-power, high-performance, 1024-point FFT processor,\u201d IEEE J. Solid-State Circuits <b>34<\/b> (1999) 380 (DOI: 10.1109\/4.748190).","DOI":"10.1109\/4.748190"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] S. Singh, <i>et al.<\/i>: \u201cPipelined FFT architectures: a review,\u201d 2015 International Conference on Electrical, Electronics, Signals, Communication and Optimization (EESCO) (2015) 1 (DOI: 10.1109\/EESCO.2015.7253865).","DOI":"10.1109\/EESCO.2015.7253865"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] H. J. Kanget al.: \u201cLow-complexity twiddle factor generation for FFT processor,\u201d Electron. Lett. <b>49<\/b> (2013) 1443 (DOI: 10.1049\/el.2013.2461).","DOI":"10.1049\/el.2013.2461"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] Y. Seung-Wonet al.: \u201cConstant twiddle factor multiplier sharing in multipath delay feedback parallel pipelined FFT processors,\u201d Electron. Lett. <b>50<\/b> (2014) 1050 (DOI: 10.1049\/el.2014.1186).","DOI":"10.1049\/el.2014.1186"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/13\/13_13.20160504\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T12:18:29Z","timestamp":1498306709000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/13\/13_13.20160504\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":17,"journal-issue":{"issue":"13","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160504","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}