{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T07:56:23Z","timestamp":1648972583811},"reference-count":11,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"14","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160511","type":"journal-article","created":{"date-parts":[[2016,6,27]],"date-time":"2016-06-27T22:07:11Z","timestamp":1467065231000},"page":"20160511-20160511","source":"Crossref","is-referenced-by-count":0,"title":["Power-mode-aware buffer synthesis for low-power clock skew minimization"],"prefix":"10.1587","volume":"13","author":[{"given":"Shih-Hsu","family":"Huang","sequence":"first","affiliation":[{"name":"Department of Electronic Engineering, Chung Yuan Christian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun-Hua","family":"Cheng","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Chung Yuan Christian University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] T. Simunic, <i>et al.<\/i>: \u201cDynamic voltage scaling and power management for portable systems,\u201d Proc. of IEEE Design Automation Conference (2001) 524 (DOI: 10.1109\/DAC.2001.156195)."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] B. Brock and K. Rajamani: \u201cDynamic power management for embedded systems,\u201d Proc. of IEEE International SOC Conference (2003) 416 (DOI: 10.1109\/SOC.2003.1241556).","DOI":"10.1109\/SOC.2003.1241556"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] A. C. Orgerieet al.: \u201cA survey on techniques for improving the energy efficiency of large-scale distributed systems,\u201d ACM Comput. Surv. <b>46<\/b> (2014) 47 (DOI: 10.1145\/2532637).","DOI":"10.1145\/2532637"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] A. D. Mehta, <i>et al.<\/i>: \u201cClustering and load balancing for buffered clock tree synthesis,\u201d Proc. of IEEE International Conference on Computer Design (1997) 217 (DOI: 10.1109\/ICCD.1997.628871).","DOI":"10.1109\/ICCD.1997.628871"},{"key":"5","unstructured":"[5] K. K. Ryooet al.: \u201cA new clock routing algorithm using link-edge insertion for high performance IC design,\u201d IEICE Trans. Fundam. Electron. Commun. Comput. Sci. <b>E83-A<\/b> [6] (2000)."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] C. M. Chang, <i>et al.<\/i>: \u201cType-matching clock tree for zero skew clock gating,\u201d Proc. of IEEE Design Automation Conference (2008) 714 (DOI: 10.1145\/1391469.1391653).","DOI":"10.1145\/1391469.1391653"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] C. L. Lung, <i>et al.<\/i>: \u201cClock skew optimization considering complicated power modes,\u201d Proc. of IEEE Design, Automation and Test in Europe Conference and Exhibition (2010) 1474 (DOI: 10.1109\/DATE.2010.5457044).","DOI":"10.1109\/DATE.2010.5457044"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] Y. S. Suet al.: \u201cClock skew minimization in multi-voltage mode designs using adjustable delay buffers,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>29<\/b> (2010) 1921 (DOI: 10.1109\/TCAD.2010.2061654).","DOI":"10.1109\/TCAD.2010.2061654"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] K. Y. Lin, <i>et al.<\/i>: \u201cAn efficient algorithm of adjustable delay buffer insertion for clock skew minimization in multiple dynamic supply voltage designs,\u201d Proc. of IEEE ASP-DAC (2011) 825 (DOI: 10.1109\/ASPDAC.2011.5722304).","DOI":"10.1109\/ASPDAC.2011.5722304"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] K. Y. Linet al.: \u201cLoad-balanced clock tree synthesis with adjustable delay buffer insertion for clock skew reduction in multiple dynamic supply voltage designs,\u201d ACM Trans. Des. Autom. Electron. Syst. <b>17<\/b> (2012) 34 (DOI: 10.1145\/2209291.2209307).","DOI":"10.1145\/2209291.2209307"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] J. T. Yan and Z. W. Chen: \u201cAssignment of adjustable delay buffers for clock skew minimization in multi-voltage mode designs,\u201d Proc. of the ACM Great Lakes Symposium on VLSI (2013) 203 (DOI: 10.1145\/2483028.2483093).","DOI":"10.1145\/2483028.2483093"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/14\/13_13.20160511\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T17:18:37Z","timestamp":1498324717000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/14\/13_13.20160511\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":11,"journal-issue":{"issue":"14","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160511","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}