{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,10,11]],"date-time":"2022-10-11T15:08:11Z","timestamp":1665500891241},"reference-count":17,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"14","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160527","type":"journal-article","created":{"date-parts":[[2016,6,27]],"date-time":"2016-06-27T22:07:10Z","timestamp":1467065230000},"page":"20160527-20160527","source":"Crossref","is-referenced-by-count":5,"title":["Exploring new features of high-bandwidth memory for GPUs"],"prefix":"10.1587","volume":"13","author":[{"given":"Bingchao","family":"Li","sequence":"first","affiliation":[{"name":"School of Computer Science and Technology, Tianjin University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Choungki","family":"Song","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Wisconsin-Madison"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jizeng","family":"Wei","sequence":"additional","affiliation":[{"name":"School of Computer Science and Technology, Tianjin University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[{"name":"Graduate School of Convergence Science and Technology, Seoul National University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] JEDEC: Graphic Double Data Rate 5 (GDDR5) Specification (2009) https:\/\/www.jedec.org\/standards-documents\/results\/taxonomy%3A4229."},{"key":"2","unstructured":"[2] JEDEC: High Bandwidth Memory (HBM) DRAM (2013) https:\/\/www.jedec.org\/standards-documents\/results\/jesd235."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] S. Kumar, <i>et al.<\/i>: \u201cAmoeba-cache: Adaptive blocks for eliminating waste in the memory hierarchy,\u201d MICRO (2012) 484 (DOI: 10.1109\/MICRO.2012.42).","DOI":"10.1109\/MICRO.2012.42"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] B. He, <i>et al.<\/i>: \u201cMars: A mapreduce framework on graphics processors,\u201d PACT (2008) 260 (DOI: 10.1145\/1454115.1454152).","DOI":"10.1145\/1454115.1454152"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] K. P. M. Burtscher and R. Nasre: \u201cA quantitative study of irregular programs on gpus,\u201d IISWC (2012) 141 (DOI: 10.1109\/IISWC.2012.6402918).","DOI":"10.1109\/IISWC.2012.6402918"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Q. Xu, <i>et al.<\/i>: \u201cGraph processing on gpus: Where are the bottlenecks?\u201d IISWC (2014) 140 (DOI: 10.1109\/IISWC.2014.6983053).","DOI":"10.1109\/IISWC.2014.6983053"},{"key":"7","unstructured":"[7] Hynix: http:\/\/www.hynix.com\/datasheet\/pdf\/graphics\/H5GQ1H24AFR(Rev1.0).pdf."},{"key":"8","unstructured":"[8] Micron: SDRAM power calculator https:\/\/www.micron.com\/~\/media\/documents\/products\/power-calculator\/sdram_power_calc_10.xls."},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] B. Wang, <i>et al.<\/i>: \u201cExploring hybrid memory for gpu energy efficiency through software-hardware co-design,\u201d PACT (2013) 93.","DOI":"10.1109\/PACT.2013.6618807"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] J. Ahnet al.: \u201cMulticore dimm: an energy effcient memory module with independently controlled drams,\u201d IEEE Comput. Archit. Lett. <b>8<\/b> (2009) 5 (DOI: 10.1109\/L-CA.2008.13).","DOI":"10.1109\/L-CA.2008.13"},{"key":"11","unstructured":"[11] Y. H. Son, <i>et al.<\/i>: \u201cMicrobank: Architecting through-silicon interposer-based main memory systems,\u201d SC (2014) 1059 (DOI: 10.1109\/SC.2014.91)."},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] T. Zhang, <i>et al.<\/i>: \u201cHalf-dram: A high-bandwidth and low-power dram architecture from the rethinking of fine-grained activation,\u201d ISCA (2014) 349 (DOI: 10.1109\/ISCA.2014.6853217).","DOI":"10.1109\/ISCA.2014.6853217"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] J. Ahnet al.: \u201cImproving system energy effciency with memory rank subsetting,\u201d ACM Trans. Archit. Code Optim. <b>9<\/b> (2012) 4 (DOI: 10.1145\/2133382.2133386).","DOI":"10.1145\/2133382.2133386"},{"key":"14","unstructured":"[14] M. Rhu, <i>et al.<\/i>: \u201cA locality-aware memory hierarchy for energy-effcient GPU architectures,\u201d MICRO (2013) 86 (DOI: 10.1145\/2540708.25407170)."},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] N. D. Gulur, <i>et al.<\/i>: \u201cMultiple sub-row buffers in dram: Unlocking performance and energy improvement opportunities,\u201d ICS (2012) 257 (DOI: 10.1145\/2304576.2304613).","DOI":"10.1145\/2304576.2304613"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] L. Barroso, <i>et al.<\/i>: \u201cPiranha: a scalable architecture based on single-chip multiprocessing,\u201d ISCA (2000) 282 (DOI: 10.1145\/339647.339696).","DOI":"10.1145\/339647.339696"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] D. Kaseridis, <i>et al.<\/i>: \u201cMinimalist open-page: A dram page-mode scheduling policy for the many-core era,\u201d MICRO (2011) 24 (DOI: 10.1145\/2155620.2155624).","DOI":"10.1145\/2155620.2155624"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/14\/13_13.20160527\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,2]],"date-time":"2022-07-02T08:27:12Z","timestamp":1656750432000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/14\/13_13.20160527\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":17,"journal-issue":{"issue":"14","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160527","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}