{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T20:16:30Z","timestamp":1649103390512},"reference-count":17,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"14","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160529","type":"journal-article","created":{"date-parts":[[2016,6,27]],"date-time":"2016-06-27T18:07:12Z","timestamp":1467050832000},"page":"20160529-20160529","source":"Crossref","is-referenced-by-count":0,"title":["HyDMA: low-latency inter-core DMA based on a hybrid packet-circuit switching network-on-chip"],"prefix":"10.1587","volume":"13","author":[{"given":"Zhenqi","family":"Wei","sequence":"first","affiliation":[{"name":"Department of Electronic Engineering, Shanghai Jiao Tong University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peilin","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Shanghai Jiao Tong University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rongdi","family":"Sun","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Shanghai Jiao Tong University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zunquan","family":"Zhou","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Shanghai Jiao Tong University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ke","family":"Jin","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Shanghai Jiao Tong University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dajiang","family":"Zhou","sequence":"additional","affiliation":[{"name":"Graduate School of Information, Production and Systems, Waseda University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] L. Yavitset al.: \u201cThe effect of communication and synchronization on Amdahl\u2019s law in multicore systems,\u201d Parallel Comput. <b>40<\/b> (2014) 1 (DOI: 10.1016\/j.parco.2013.11.001).","DOI":"10.1016\/j.parco.2013.11.001"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] G. Zhenget al.: \u201cDesign and implementation of a NoC router supporting multicast,\u201d IEICE Electron. Express <b>11<\/b> (2014) 20130655 (DOI: 10.1587\/elex.10.20130655).","DOI":"10.1587\/elex.10.20130655"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] A. Kumar, <i>et al.<\/i>: \u201cExpress virtual channels: towards the ideal interconnection fabric,\u201d ISCA (2007) 150 (DOI: 10.1145\/1250662.1250681).","DOI":"10.1145\/1250662.1250681"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] T. Krishna and L.-S. Peh: \u201cSingle-cycle collective communication over a shared network fabric,\u201d NoCS (2014) 1 (DOI: 10.1109\/NOCS.2014.7008755).","DOI":"10.1109\/NOCS.2014.7008755"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] M. Modarressiet al.: \u201cVirtual point-to-point connections for NoCs,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>29<\/b> (2010) 855 (DOI: 10.1109\/TCAD.2010.2048402).","DOI":"10.1109\/TCAD.2010.2048402"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] G. Jianget al.: \u201cA low-latency and low-power hybrid scheme for on-chip networks,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 664 (DOI: 10.1109\/TVLSI.2014.2318374).","DOI":"10.1109\/TVLSI.2014.2318374"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] M. A. Al Faruque, <i>et al.<\/i>: \u201cConfigurable links for runtime adaptive on-chip communication,\u201d DATE (2009) 256 (DOI: 10.1109\/DATE.2009.5090667).","DOI":"10.1109\/DATE.2009.5090667"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] Y.-C. Lanet al.: \u201cA bidirectional NoC (BiNoC) architecture with dynamic self-reconfigurable channel,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>30<\/b> (2011) 427 (DOI: 10.1109\/TCAD.2010.2086930).","DOI":"10.1109\/TCAD.2010.2086930"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] Z. Qianet al.: \u201cFSNoC: a flit-level speedup scheme for network on-chips using self-reconfigurable bidirectional channels,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 1854 (DOI: 10.1109\/TVLSI.2014.2351833).","DOI":"10.1109\/TVLSI.2014.2351833"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] P. Ou, <i>et al.<\/i>: \u201cA 65 nm 39GOPS\/W 24-core processor with 11 Tb\/s\/W packet-controlled circuit-switched double-layer network-on-chip and heterogeneous execution array,\u201d ISSCC Dig. Tech. Papers (2013) 56 (DOI: 10.1109\/ISSCC.2013.6487635).","DOI":"10.1109\/ISSCC.2013.6487635"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] M. Modarressi, <i>et al.<\/i>: \u201cA hybrid packet-circuit switched on-chip network based on SDM,\u201d DATE (2009) 566 (DOI: 10.1109\/DATE.2009.5090728).","DOI":"10.1109\/DATE.2009.5090728"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J. Lin, <i>et al.<\/i>: \u201cA hybrid router combining circuit switching and packet switching with virtual channels for on-chip networks,\u201d ASICON (2013) 1 (DOI: 10.1109\/ASICON.2013.6811838).","DOI":"10.1109\/ASICON.2013.6811838"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] G. Chen, <i>et al.<\/i>: \u201cA 340 mV-to-0.9 V 20.2 Tb\/s source-synchronous hybrid packet\/circuit-switched 16 \u00d7 16 network-on-chip in 22 nm tri-gate CMOS,\u201d ISSCC Dig. Tech. Papers (2014) 276 (DOI: 10.1109\/ISSCC.2014.6757432).","DOI":"10.1109\/ISSCC.2014.6757432"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] A. K. Abousamra, <i>et al.<\/i>: \u201cD\u00e9j\u00e0 Vu switching for multiplane NoCs,\u201d NoCS (2012) 11 (DOI: 10.1109\/NOCS.2012.9).","DOI":"10.1109\/NOCS.2012.9"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] N. D. E. Jerger, <i>et al.<\/i>: \u201cCircuit-switched coherence,\u201d NoCS (2008) 193 (DOI: 10.1109\/NOCS.2008.4492738).","DOI":"10.1109\/NOCS.2008.4492738"},{"key":"16","unstructured":"[16] D. U. Becker: \u201cEfficient microarchitecture for network-on-chip routers,\u201d Ph.D Dissertation, Stanford University (2012)."},{"key":"17","unstructured":"[17] B. Wilkinson and M. Allen: <i>Parallel Programming: Techniques and Applications Using Networked Workstations and Parallel Computers<\/i> (Prentice Hall, Upper Saddle Rive, 2004) 2nd ed. 163."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/14\/13_13.20160529\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T13:18:37Z","timestamp":1498310317000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/14\/13_13.20160529\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":17,"journal-issue":{"issue":"14","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160529","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}