{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T09:14:05Z","timestamp":1718010845439},"reference-count":17,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"15","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160579","type":"journal-article","created":{"date-parts":[[2016,7,14]],"date-time":"2016-07-14T18:10:01Z","timestamp":1468519801000},"page":"20160579-20160579","source":"Crossref","is-referenced-by-count":2,"title":["Design and implementation of high performance matrix inversion based on reconfigurable processor"],"prefix":"10.1587","volume":"13","author":[{"given":"Kun","family":"Wang","sequence":"first","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Li","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Feng","family":"Han","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fan","family":"Feng","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Lin","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Engineering, Nanjing University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] Y. Kim and R. N. Mahapatra: \u201cDynamic context compression for low-power coarse-grained reconfigurable architecture,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>18<\/b> (2010) 15 (DOI: 10.1109\/TVLSI.2008.2006846).","DOI":"10.1109\/TVLSI.2008.2006846"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] K. Karuriet al.: \u201cA design flow for architecture exploration and implementation of partially reconfigurable processors,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>16<\/b> (2008) 1281 (DOI: 10.1109\/TVLSI.2008.2002685).","DOI":"10.1109\/TVLSI.2008.2002685"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] Y. Wanget al.: \u201cOn-chip memory hierarchy in one coarse-grained reconfigurable architecture to compress memory space and to reduce reconfiguration time and data-reference time,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>22<\/b> (2013) 983 (DOI: 10.1109\/TVLSI.2013.2263155).","DOI":"10.1109\/TVLSI.2013.2263155"},{"key":"4","unstructured":"[4] G. H. Golub and C. F. Van Loan: <i>Matrix Computations<\/i> (Johns Hopkins University Press, Baltimore, 2012) 4th ed."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] G. M. Wu, <i>et al.<\/i>: \u201cA fine-grained pipelined implementation of the LINPACK benchmark on FPGAs,\u201d 17th Annual IEEE Symposium on Field Programmable Custom Computing Machines (2009) 183 (DOI: 10.1109\/FCCM.2009.11).","DOI":"10.1109\/FCCM.2009.11"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] G. M. Wuet al.: \u201cA high performance and memory efficient LU decomposer on FPGAs,\u201d IEEE Trans. Comput. <b>61<\/b> (2012) 366 (DOI: 10.1109\/TC.2010.278).","DOI":"10.1109\/TC.2010.278"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] M. K. Jaiswal and N. Chandrachoodan: \u201cFPGA-based high-performance and scalable block LU decomposition architecture,\u201d IEEE Trans. Comput. <b>61<\/b> (2012) 60 (DOI: 10.1109\/TC.2011.24).","DOI":"10.1109\/TC.2011.24"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] L. Maet al.: \u201cQR decomposition-based matrix inversion for high performance embedded MIMO receivers,\u201d IEEE Trans. Signal Process. <b>59<\/b> (2011) 1858 (DOI: 10.1109\/TSP.2011.2105485).","DOI":"10.1109\/TSP.2011.2105485"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] A. Rosado, <i>et al.<\/i>: \u201cHardware-efficient matrix inversion algorithm for complex adaptive systems,\u201d 19th IEEE International Conference on Electronics, Circuits and Systems (2012) 41 (DOI: 10.1109\/ICECS.2012.6463562).","DOI":"10.1109\/ICECS.2012.6463562"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] C. K. Singh, <i>et al.<\/i>: \u201cVLSI architecture for matrix inversion using modified Gram-Schmidt based QR decomposition,\u201d 20th International Conference on VLSI Design (2007) 836 (DOI: 10.1109\/VLSID.2007.177).","DOI":"10.1109\/VLSID.2007.177"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] J. Luo, <i>et al.<\/i>: \u201cHigh throughput Cholesky decomposition based on FPGA,\u201d 6th International Congress on Image and Signal Processing (2013) 1649 (DOI: 10.1109\/CISP.2013.6743941).","DOI":"10.1109\/CISP.2013.6743941"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] A. Pedramet al.: \u201cAlgorithm, architecture, and floating-point unit codesign of a matrix factorization accelerator,\u201d IEEE Trans. Comput. <b>63<\/b> (2014) 1854 (DOI: 10.1109\/TC.2014.2315627).","DOI":"10.1109\/TC.2014.2315627"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] S. Moussa, <i>et al.<\/i>: \u201cFPGA implementation of floating-point complex matrix inversion based on GAUSS-JORDAN elimination,\u201d 26th Annual IEEE Canadian Conference on Electrical and Computer Engineering (2013) 1 (DOI: 10.1109\/CCECE.2013.6567785).","DOI":"10.1109\/CCECE.2013.6567785"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] O. Hnilicka: \u201cFPGA architecture for fast floating point matrix inversion using uni-dimensional systolic array based structure,\u201d IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits &amp; Systems (2013) 267 (DOI: 10.1109\/DDECS.2013.6549831).","DOI":"10.1109\/DDECS.2013.6549831"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] J. W. Luo and C. C. Jong: \u201cScalable linear array architectures for matrix inversion using Bi-z CORDIC,\u201d Microelectron. J. <b>43<\/b> (2012) 141 (DOI: 10.1016\/j.mejo.2011.10.009).","DOI":"10.1016\/j.mejo.2011.10.009"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] J. Arias-Garca, <i>et al.<\/i>: \u201cA suitable FPGA implementation of floating-point matrix inversion based on Gauss-Jordan elimination,\u201d VII Southern Conference on Programmable Logic (2011) 263 (DOI: 10.1109\/SPL.2011.5782659).","DOI":"10.1109\/SPL.2011.5782659"},{"key":"17","unstructured":"[17] NXP: www.nxp.com."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/15\/13_13.20160579\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T14:26:45Z","timestamp":1498314405000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/15\/13_13.20160579\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":17,"journal-issue":{"issue":"15","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160579","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}