{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T22:12:39Z","timestamp":1648678359791},"reference-count":12,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"18","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160581","type":"journal-article","created":{"date-parts":[[2016,7,21]],"date-time":"2016-07-21T22:04:17Z","timestamp":1469138657000},"page":"20160581-20160581","source":"Crossref","is-referenced-by-count":0,"title":["Temperature and voltage droop-aware test scheduling during scan shift operation"],"prefix":"10.1587","volume":"13","author":[{"given":"Taehee","family":"Lee","sequence":"first","affiliation":[{"name":"System LSI, Samsung Electronics Co. Ltd."},{"name":"Department of Semiconductor and Display Engineering, Sungkyunkwan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongjoon","family":"Kim","sequence":"additional","affiliation":[{"name":"System LSI, Samsung Electronics Co. Ltd."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joon-sung","family":"Yang","sequence":"additional","affiliation":[{"name":"Department of Semiconductor and Display Engineering, Sungkyunkwan University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] A. Dutta, <i>et al.<\/i>: \u201cThermal Aware Don&apos;t Care Filling to Reduce Peak Temperature and Thermal Variance during Testing,\u201d Asian Test Symposium (2013) 25 (DOI: 10.1109\/ATS.2013.15).","DOI":"10.1109\/ATS.2013.15"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] T. Yoneda, <i>et al.<\/i>: \u201cThermal-uniformity-aware X-filling to reduce temperature-induced delay variation for accurate at-speed testing,\u201d IEEE VLSI Test Symposium (2010) 188 (DOI: 10.1109\/VTS.2010.5469578).","DOI":"10.1109\/VTS.2010.5469578"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] T. Yoneda, <i>et al.<\/i>: \u201cTemperature-Variation-Aware Test Pattern Optimization,\u201d Eur. Test Symposium (2011) 214 (DOI: 10.1109\/ETS.2011.45).","DOI":"10.1109\/ETS.2011.45"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] M. Cho and D. Z. Pan: \u201cPEAKASO: peak-temperature aware scan-vector optimization,\u201d IEEE VLSI Test Symposium (2006) 52 (DOI: 10.1109\/VTS.2006.56).","DOI":"10.1109\/VTS.2006.56"},{"key":"5","unstructured":"[5] P. Girard, <i>et al.<\/i>: Springer (2010)."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Z. He, <i>et al.<\/i>: \u201cA heuristic for thermal-safe SoC test scheduling,\u201d IEEE Intl. Test Conference (2007) 1 (DOI: 10.1109\/TEST.2007.4437573).","DOI":"10.1109\/TEST.2007.4437573"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] P. Rosingeret al.: \u201cThermal-Safe Test Scheduling for Core-Based System-on-Chip Integrated Circuits,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>25<\/b> (2006) 2502 (DOI: 10.1109\/TCAD.2006.873898).","DOI":"10.1109\/TCAD.2006.873898"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] C. Yaoet al.: \u201cPower and Thermal Constrained Test Scheduling Under Deep Submicron Technologies,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>30<\/b> (2011) 317 (DOI: 10.1109\/TCAD.2010.2079350).","DOI":"10.1109\/TCAD.2010.2079350"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] C. Liu, <i>et al.<\/i>: \u201cThermal-aware testing of network-on-chip using multiple-frequency clocking,\u201d IEEE VLSI Test Symposium (2006) 6 (DOI: 10.1109\/VTS.2006.88).","DOI":"10.1109\/VTS.2006.88"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] A. Dutta, <i>et al.<\/i>: \u201cA hardware based low temperature solution for VLSI testing using decompressor side masking,\u201d Intl. Symposium Circuits and Systems (2015) 637 (DOI: 10.1109\/ISCAS.2015.7168714).","DOI":"10.1109\/ISCAS.2015.7168714"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] R. Karmakar and S. Chattopadhyay: \u201cThermal-Aware Test Data Compression Using Dictionary Based Coding,\u201d VLSI Design (2015) 53 (DOI: 10.1109\/VLSID.2015.14).","DOI":"10.1109\/VLSID.2015.14"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J. Schulze and R. Tally: \u201cMitigating voltage droop during scan with variable shift frequency,\u201d IEEE Intl. Test Conference (2014) 1 (DOI: 10.1109\/TEST.2014.7035295).","DOI":"10.1109\/TEST.2014.7035295"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/18\/13_13.20160581\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T18:57:41Z","timestamp":1498330661000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/18\/13_13.20160581\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":12,"journal-issue":{"issue":"18","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160581","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}