{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T08:23:17Z","timestamp":1648801397678},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"18","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160641","type":"journal-article","created":{"date-parts":[[2016,7,28]],"date-time":"2016-07-28T22:08:42Z","timestamp":1469743722000},"page":"20160641-20160641","source":"Crossref","is-referenced-by-count":0,"title":["Multi-scenario high-level synthesis for dynamic delay variation and its evaluation on FPGA platforms"],"prefix":"10.1587","volume":"13","author":[{"given":"Koki","family":"Igawa","sequence":"first","affiliation":[{"name":"Department of Computer Science and Communications Engineering, Waseda University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masao","family":"Yanagisawa","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Communications Engineering, Waseda University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nozomu","family":"Togawa","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Communications Engineering, Waseda University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] M. Wirnshofer: <i>Variation-Aware Adaptive Voltage Scaling for Digital CMOS Circuits<\/i>, Springer Series in Advanced Microelectronics (2013).","DOI":"10.1007\/978-94-007-6196-4"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] M. Zhaoet al.: \u201cJoint profit and process variation aware high level synthesis with speed binning,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 1640 (DOI: 10.1109\/TVLSI.2014.2349493).","DOI":"10.1109\/TVLSI.2014.2349493"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] K. Kawamura, <i>et al.<\/i>: \u201cA floorplan-aware high-level synthesis technique with delay-variation tolerance,\u201d IEEE International Conference on Electron Devices and Solid-State Circuits (2015) 122 (DOI: 10.1109\/EDSSC.2015.7285065).","DOI":"10.1109\/EDSSC.2015.7285065"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] J. Cong, <i>et al.<\/i>: \u201cA variation-tolerant scheduler for better than worst-case behavioral synthesis,\u201d Proc. CODES+ISSS 2009 (2009) 221 (DOI: 10.1145\/1629435.1629467).","DOI":"10.1145\/1629435.1629467"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] A. Del Barrioet al.: \u201cA distributed clustered architecture to tackle delay variations in datapath synthesis,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>35<\/b> (2016) 419 (DOI: 10.1109\/TCAD.2015.2474362).","DOI":"10.1109\/TCAD.2015.2474362"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] K. Igawaet al.: \u201cA multi-scenario high-level synthesis algorithm for variation-tolerant floorplan-driven design,\u201d IEICE Trans. Fundam. Electron. Commun. Comput. Sci. <b>E99-A<\/b> (2016) 1278 (DOI: 10.1587\/transfun.E99.A.1278).","DOI":"10.1587\/transfun.E99.A.1278"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] S. Abeet al.: \u201cEnergy-efficient high-level synthesis for HDR architectures,\u201d IPSJ Trans. Syst. LSI Design Methodol. <b>5<\/b> (2012) 106 (DOI: 10.2197\/ipsjtsldm.5.106).","DOI":"10.2197\/ipsjtsldm.5.106"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] T. Sato and Y. Kunitake: \u201cA simple flip-flop circuit for typical-case designs for DFM,\u201d Proc. International Symposium on Quality Electronic Design (2007) 539 (DOI: 10.1109\/ISQED.2007.23).","DOI":"10.1109\/ISQED.2007.23"},{"key":"9","unstructured":"[9] HLSynth92 benchmark. http:\/\/ftp.ics.uci.edu\/pub\/hlsynth\/HLSynth92\/."},{"key":"10","unstructured":"[10] SAKURA. http:\/\/satoh.cs.uec.ac.jp\/SAKURA\/hardware\/SAKURA-G.html."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/18\/13_13.20160641\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T19:28:06Z","timestamp":1498332486000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/18\/13_13.20160641\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":10,"journal-issue":{"issue":"18","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160641","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}