{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T19:47:28Z","timestamp":1648928848962},"reference-count":14,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"18","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160646","type":"journal-article","created":{"date-parts":[[2016,8,4]],"date-time":"2016-08-04T22:02:34Z","timestamp":1470348154000},"page":"20160646-20160646","source":"Crossref","is-referenced-by-count":0,"title":["High-speed design for mixed radix FFT algorithm based on multi-bank memory strategy"],"prefix":"10.1587","volume":"13","author":[{"given":"Cuimei","family":"Ma","sequence":"first","affiliation":[{"name":"Institute of Electronics, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanfei","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Electronics, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] R. C. Agarwal and J. W. Cooley: \u201cVectorized mixed radix discrete Fourier transform algorithms,\u201d Proc. IEEE <b>75<\/b> (1987) 1283 (DOI: 10.1109\/PROC.1987.13880).","DOI":"10.1109\/PROC.1987.13880"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] X. J. Liet al.: \u201cA low power and small area FFT processor for OFDM demodulator,\u201d IEEE Trans. Consum. Electron. <b>53<\/b> (2007) 274 (DOI: 10.1109\/TCE.2007.381685).","DOI":"10.1109\/TCE.2007.381685"},{"key":"3","unstructured":"[3] Z. B. Zhang and X. W. Li: \u201cDesign and implementation of transform precoding in LTE system,\u201d Application of Integrated Circuits <b>36<\/b> (2010) 54."},{"key":"4","unstructured":"[4] D. F. Liuet al.: \u201cDesign and implementation of configurable FFT\/IFFT in WIMAX system,\u201d J. Xidian Univ. <b>37<\/b> (2010) 813."},{"key":"5","unstructured":"[5] S. S. Denget al.: \u201cDesign of high-speed FFT processor for length <i>N<\/i> = <i>q<\/i> \u00d7 2<i><sup>m<\/sup><\/i>,\u201d J. Comput. Res. Dev. <b>45<\/b> (2008) 1430."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] A. T. Jacobson, <i>et al.<\/i>: \u201cThe design of a reconfigurable continuous-flow mixed-radix FFT processor,\u201d IEEE Int. Sym. Circuit Syst. (2009) 1133 (DOI: 10.1109\/ISCAS.2009.5117960).","DOI":"10.1109\/ISCAS.2009.5117960"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] G. L. DeMuth: \u201cAlgorithms for defining mixed radix FFT flow graphs,\u201d IEEE Trans. Acoust. Speech Signal Process. <b>37<\/b> (1989) 1349 (DOI: 10.1109\/29.31290).","DOI":"10.1109\/29.31290"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] B. G. Jo and M. H. Sunwoo: \u201cNew continuous-flow mixed-radix (CFMR) FFT processor using novel in-place strategy,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>52<\/b> (2005) 911 (DOI: 10.1109\/TCSI.2005.846667).","DOI":"10.1109\/TCSI.2005.846667"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] C. F. Hsiaoet al.: \u201cA generalized mixed-radix algorithm for memory-based FFT processors,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>57<\/b> (2010) 26 (DOI: 10.1109\/TCSII.2009.2037262).","DOI":"10.1109\/TCSII.2009.2037262"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] H. Sorokin and J. Takala: \u201cConflict-free parallel access scheme for mixed-radix FFT supporting I\/O permutations,\u201d IEEE Conf. Acoustics, Speech, Signal Prog (ICASSP) (2011) 1709 (DOI: 10.1109\/ICASSP.2011.5946830).","DOI":"10.1109\/ICASSP.2011.5946830"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] C. M. Maet al.: \u201cAn efficient design for general mixed radix FFT processors,\u201d IEICE Electron. Express <b>13<\/b> (2016) 20160060 (DOI: 10.1587\/elex.13.20160060).","DOI":"10.1587\/elex.13.20160060"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] W. Li and L. Wanhammer: \u201cA pipeline FFT processor,\u201d Proc. Workshop Signal Processing Systems (1999) 654 (DOI: 10.1109\/SIPS.1999.822372).","DOI":"10.1109\/SIPS.1999.822372"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] Y. T. Ma: \u201cAn effective memory addressing scheme for FFT processors,\u201d IEEE Trans. Signal Process. <b>47<\/b> (1999) 907 (DOI: 10.1109\/78.747802).","DOI":"10.1109\/78.747802"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] L. G. Johnson: \u201cConflict free memory addressing for dedicated FFT hardware,\u201d IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. <b>39<\/b> (1992) 312 (DOI: 10.1109\/82.142032).","DOI":"10.1109\/82.142032"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/18\/13_13.20160646\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T19:59:22Z","timestamp":1498334362000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/18\/13_13.20160646\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":14,"journal-issue":{"issue":"18","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160646","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}