{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T12:32:51Z","timestamp":1648989171480},"reference-count":12,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"17","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/elex.13.20160653","type":"journal-article","created":{"date-parts":[[2016,8,7]],"date-time":"2016-08-07T22:01:59Z","timestamp":1470607319000},"page":"20160653-20160653","source":"Crossref","is-referenced-by-count":0,"title":["High throughput and low complexity implementation of NB-LDPC decoder based on EMS algorithm"],"prefix":"10.1587","volume":"13","author":[{"given":"Sun","family":"Shu long","sequence":"first","affiliation":[{"name":"Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lin","family":"Min","sequence":"additional","affiliation":[{"name":"Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] M. Davey and D. J. C. MacKay: \u201cLow density parity check codes over GF (q),\u201d IEEE Commun. Lett. <b>2<\/b> (1998) 165 (DOI: 10.1109\/4234.681360).","DOI":"10.1109\/4234.681360"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] D. Declercq and M. Fossorier: \u201cDecoding algorithms for non-binary LDPC codes over GF(q),\u201d IEEE Trans. Commun. <b>55<\/b> (2007) 633 (DOI: 10.1109\/TCOMM.2007.894088).","DOI":"10.1109\/TCOMM.2007.894088"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] V. Savin: \u201cMin-max decoding for non-binary LDPC codes,\u201d Proc. IEEE Int. Symp. Inf. Theory (2008) 960 (DOI: 10.1109\/ISIT.2008.4595129).","DOI":"10.1109\/ISIT.2008.4595129"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] A. Voicilaet al.: \u201cLow complexity decoding for non-binary LDPC codes in high order fields,\u201d IEEE Trans. Commun. <b>58<\/b> (2010) 1365 (DOI: 10.1109\/TCOMM.2010.05.070096).","DOI":"10.1109\/TCOMM.2010.05.070096"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] G. Sarkis and W. J. Gross: \u201cEfficient stochastic decoding of non-binary LDPC codes with degree-two variable nodes,\u201d IEEE Commun. Lett. <b>16<\/b> (2012) 389 (DOI: 10.1109\/LCOMM.2011.122211.111737).","DOI":"10.1109\/LCOMM.2011.122211.111737"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] E. Boutillon and L. Conde-Canencia: \u201cBubble check: a simplified algorithm for elementary check node processing in extended min-sum non-binary LDPC decoders,\u201d Electron. Lett. <b>46<\/b> (2010) 633 (DOI: 10.1049\/el.2010.0566).","DOI":"10.1049\/el.2010.0566"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] X. Zhang and F. Cai: \u201cReduced-complexity decoder architecture for non-binary LDPC codes,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>19<\/b> (2011) 1229 (DOI: 10.1109\/TVLSI.2010.2047956).","DOI":"10.1109\/TVLSI.2010.2047956"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] R. Peng and R. Chen: \u201cDesign of non-binary quasi-cyclic LDPC cycle codes,\u201d Proc. Inf. Theory Workshop (2007) 13 (DOI: 10.1109\/ITW.2007.4313042).","DOI":"10.1109\/ITW.2007.4313042"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] C. Chavet and P. Coussy: \u201cA memorymapping approach for parallel interleaver design with multiple read and write accesses,\u201d Proc. IEEE ISCAS (2010) 3168 (DOI: 10.1109\/ISCAS.2010.5537955).","DOI":"10.1109\/ISCAS.2010.5537955"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] E. Boutillonet al.: \u201cDesign of a GF(64)-LDPC decoder based on the EMS algorithm,\u201d IEEE Trans. Circuits Syst. <b>60<\/b> (2013) 2644 (DOI: 10.1109\/TCSI.2013.2279186).","DOI":"10.1109\/TCSI.2013.2279186"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] Y. Tao, <i>et al.<\/i>: \u201cHigh-throughput architecture and implementation of regular (2, dc) non-binary LDPC decoders,\u201d Proc. IEEE Int. Symp. IEEE International Symposium on Circuits and Systems (2012) 2625 (DOI: 10.1109\/ISCAS.2012.6271844).","DOI":"10.1109\/ISCAS.2012.6271844"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Y. Sun, <i>et al.<\/i>: \u201cFPGA implementation of nonbinary quasi-cyclic LDPC decoder based on EMS algorithm,\u201d International Conference on Communications, Circuits and Systems, ICCCAS (2009) 1061 (DOI: 10.1109\/ICCCAS.2009.5250325).","DOI":"10.1109\/ICCCAS.2009.5250325"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/17\/13_13.20160653\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T20:09:44Z","timestamp":1498334984000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/13\/17\/13_13.20160653\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":12,"journal-issue":{"issue":"17","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.13.20160653","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}